

2020 57th ACM/IEEE Design Automation Conference (DAC 2020)

**San Francisco, California, USA
20 – 24 July 2020**

Pages 1-733



**IEEE Catalog Number: CFP20DAC-POD
ISBN: 978-1-7281-5802-0**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20DAC-POD
ISBN (Print-On-Demand):	978-1-7281-5802-0
ISBN (Online):	978-1-7281-1085-1
ISSN:	0738-100X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

AN EFFICIENT ASYNCHRONOUS BATCH BAYESIAN OPTIMIZATION APPROACH FOR ANALOG CIRCUIT SYNTHESIS.....	1
<i>Shuhan Zhang, Fan Yang, Dian Zhou, Xuan Zeng</i>	
GUI-ENHANCED LAYOUT GENERATION OF FFE SST TXS FOR FAST HIGH-SPEED SERIAL LINK DESIGN.....	7
<i>Seungho Han, Sungyu Jeong, Chanho Kim, Hong-June Park, Byungsub Kim</i>	
BIT PARALLEL 6T SRAM IN-MEMORY COMPUTING WITH RECONFIGURABLE BIT-PRECISION	13
<i>Kyeongho Lee, Jinho Jeong, Sungsoo Cheon, Woong Choi, Jongsun Park</i>	
FACTORED RADIX-8 SYSTOLIC ARRAY FOR TENSOR PROCESSING.....	19
<i>Inayat Ullah, Kashif Inayat, Joon-Sung Yang, Jaeyong Chung</i>	
STATSAT: A BOOLEAN SATISFIABILITY BASED ATTACK ON LOGIC-LOCKED PROBABILISTIC CIRCUITS	25
<i>Ankit Mondal, Michael Zuzak, Ankur Srivastava</i>	
DECOY: DEFLECTION-DRIVEN HLS-BASED COMPUTATION PARTITIONING FOR OBFUSCATING INTELLECTUAL PROPERTY	31
<i>Jianqi Chen, Monir Zaman, Yiorgos Makris, R. D. Shawn Blanton, Subhasish Mitra, Benjamin Carrion Schafer</i>	
RELIC-FUN: LOGIC IDENTIFICATION THROUGH FUNCTIONAL SIGNAL COMPARISONS.....	37
<i>James Geist, Travis Meade, Shaojie Zhang, Yier Jin</i>	
FLASHMARK: WATERMARKING OF NOR FLASH MEMORIES FOR COUNTERFEIT DETECTION.....	43
<i>Prawar Poudel, Biswajit Ray, Aleksandar Milenkovic</i>	
INVITED: AI UTOPIA OR DYSTOPIA - ON SECURING AI PLATFORMS	49
<i>Ghada Dessouky, Patrick Jauernig, Nele Mentens, Ahmad-Reza Sadeghi, Emmanuel Stapf</i>	
UNIFIED ARCHITECTURAL SUPPORT FOR SECURE AND ROBUST DEEP LEARNING	55
<i>Mojan Javaheripi, Huili Chen, Farinaz Koushanfar</i>	
DEVELOPING PRIVACY-PRESERVING AI SYSTEMS: THE LESSONS LEARNED.....	61
<i>Huili Chen, Siam Umar Hussain, Fabian Boemer, Emmanuel Stapf, Ahmad Reza Sadeghi, Farinaz Koushanfar, Rosario Cammarota</i>	
TIME-DIVISION MULTIPLEXING BASED SYSTEM-LEVEL FPGA ROUTING FOR LOGIC VERIFICATION*	65
<i>Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang</i>	
SYMBOLIC COMPUTER ALGEBRA AND SAT BASED INFORMATION FORWARDING FOR FULLY AUTOMATIC DIVIDER VERIFICATION	71
<i>Christoph Scholl, Alexander Konrad</i>	

A-QED VERIFICATION OF HARDWARE ACCELERATORS.....	77
<i>Eshan Singh, Florian Lonsing, Saranyu Chattopadhyay, Maxwell Strange, Peng Wei, Xiaofan Zhang, Yuan Zhou, Deming Chen, Jason Cong, Priyanka Raina, Zhiru Zhang, Clark Barrett, Subhasish Mitra</i>	
CIRCUIT LEARNING FOR LOGIC REGRESSION ON HIGH DIMENSIONAL BOOLEAN SPACE	83
<i>Pei-Wei Chen, Yu-Ching Huang, Cheng-Lin Lee, Jie-Hong Roland Jiang</i>	
ENABLING A B ⁺ -TREE-BASED DATA MANAGEMENT SCHEME FOR KEY-VALUE STORE OVER SMR-BASED SSHD.....	89
<i>Yu-Pei Liang, Tseng-Yi Chen, Ching-Ho Chi, Hsin-Wen Wei, Wei-Kuan Shih</i>	
S-CDA: A SMART CLOUD DISK ALLOCATION APPROACH IN CLOUD BLOCK STORAGE SYSTEM.....	95
<i>Hua Wang, Yang Yang, Ping Huang, Yu Zhang, Ke Zhou, Mengling Tao, Bin Cheng</i>	
CONTENT SIFTING STORAGE: ACHIEVING FAST READ FOR LARGE-SCALE IMAGE DATASET ANALYSIS	101
<i>Yu Liu, Hong Jiang, Yangtao Wang, Ke Zhou, Yifei Liu, Li Liu</i>	
UTILIZING DIRECT PHOTOCURRENT COMPUTATION AND 2D KERNEL SCHEDULING TO IMPROVE IN-SENSOR-PROCESSING EFFICIENCY	107
<i>Han Xu, Maimaiti Nazhamaiti, Yidong Liu, Fei Qiao, Qi Wei, Xinjun Liu, Huazhong Yang</i>	
GENIEX: A GENERALIZED APPROACH TO EMULATING NON-IDEALITY IN MEMRISTIVE XBARS USING NEURAL NETWORKS.....	113
<i>Indranil Chakraborty, Mustafa Fayez Ali, Dong Eun Kim, Aayush Ankit, Kaushik Roy</i>	
ALGORITHM/HARDWARE CO-DESIGN FOR IN-MEMORY NEURAL NETWORK COMPUTING WITH MINIMAL PERIPHERAL CIRCUIT OVERHEAD	119
<i>Hyungjun Kim, Yulhwa Kim, Sungju Ryu, Jae-Joon Kim</i>	
RAQU: AN AUTOMATIC HIGH-UTILIZATION CNN QUANTIZATION AND MAPPING FRAMEWORK FOR GENERAL-PURPOSE RRAM ACCELERATOR	125
<i>Songyun Qu, Bing Li, Ying Wang, Dawen Xu, Xiandong Zhao, Lei Zhang</i>	
ACCURATE INFERENCE WITH INACCURATE RRAM DEVICES: STATISTICAL DATA, MODEL TRANSFER, AND ON-LINE ADAPTATION	131
<i>Gouranga Charan, Jubin Hazra, Karsten Beckmann, Xiacong Du, Gokul Krishnan, Rajiv V. Joshi, Nathaniel C. Cady, Yu Cao</i>	
FLOPS: EFFICIENT ON-CHIP LEARNING FOR OPTICAL NEURAL NETWORKS THROUGH STOCHASTIC ZERO-ORDER OPTIMIZATION	137
<i>Jiaqi Gu, Zheng Zhao, Chenghao Feng, Wuxi Li, Ray T. Chen, David Z. Pan</i>	
T2FSNN: DEEP SPIKING NEURAL NETWORKS WITH TIME-TO-FIRST-SPIKE CODING	143
<i>Seongsik Park, Seijoon Kim, Byungook Na, Sungroh Yoon</i>	
A 90NM 103.14 TOPS/W BINARY-WEIGHT SPIKING NEURAL NETWORK CMOS ASIC FOR REAL-TIME OBJECT CLASSIFICATION	149
<i>Po-Yao Chuang, Pai-Yu Tan, Cheng-Wen Wu, Juin-Ming Lu</i>	
A DEVICE NON-IDEALITY RESILIENT APPROACH FOR MAPPING NEURAL NETWORKS TO CROSSBAR ARRAYS.....	155
<i>Arman Kazemi, Cristobal Alessandri, Alan C. Seabaugh, X. Sharon Hu, Michael Niemier, Siddharth Joshi</i>	

STEALING YOUR DATA FROM COMPRESSED MACHINE LEARNING MODELS	161
<i>Nuo Xu, Qi Liu, Tao Liu, Zihao Liu, Xiaochen Guo, Wujie Wen</i>	
IMPERCEPTIBLE MISCLASSIFICATION ATTACK ON DEEP LEARNING ACCELERATOR BY GLITCH INJECTION	167
<i>Wenye Liu, Chip-Hong Chang, Fan Zhang, Xiaoxuan Lou</i>	
REVERSE-ENGINEERING DEEP NEURAL NETWORKS USING FLOATING-POINT TIMING SIDE-CHANNELS	173
<i>Cheng Gongye, Yunsi Fei, Thomas Wahl</i>	
TROJDRL: EVALUATION OF BACKDOOR ATTACKS ON DEEP REINFORCEMENT LEARNING.....	179
<i>Panagiota Kiourti, Kacper Wardega, Susmit Jha, Wenchao Li</i>	
INVITED: COMPUTATION ON SPARSE NEURAL NETWORKS AND ITS IMPLICATIONS FOR FUTURE HARDWARE.....	185
<i>Fei Sun, Minghai Qin, Tianyun Zhang, Liu Liu, Yen-Kuang Chen, Yuan Xie</i>	
INVITED: EFFICIENT SYNTHESIS OF COMPACT DEEP NEURAL NETWORKS	191
<i>Wenhan Xia, Hongxu Yin, Niraj K. Jha</i>	
INVITED: NEW DIRECTIONS IN DISTRIBUTED DEEP LEARNING: BRINGING THE NETWORK AT FOREFRONT OF IOT DESIGN	197
<i>Kartikeya Bhardwaj, Wei Chen, Radu Marculescu</i>	
ANALYSIS AND OPTIMIZATION OF THE IMPLICIT BROADCASTS IN FPGA HLS TO IMPROVE MAXIMUM FREQUENCY.....	203
<i>Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, Jason Cong</i>	
TIME MULTIPLEXING VIA CIRCUIT FOLDING	209
<i>Po-Chun Chien, Jie-Hong R. Jiang</i>	
SAT-SWEEPING ENHANCED FOR LOGIC SYNTHESIS	215
<i>Luca Amarí, Felipe Marranghello, Eleonora Testa, Christopher Casares, Vinicius Possani, Jiong Luo, Patrick Vuillod, Alan Mishchenko, Giovanni De Micheli</i>	
SFO: A SCALABLE APPROACH TO FANOUT-BOUNDED LOGIC SYNTHESIS FOR EMERGING TECHNOLOGIES.....	221
<i>He-Teng Zhang, Jie-Hong R. Jiang</i>	
INPUT-DEPENDENT EDGE-CLOUD MAPPING OF RECURRENT NEURAL NETWORKS INFERENCE.....	227
<i>Daniele Jahier Pagliari, Roberta Chiaro, Yukai Chen, Sara Vinco, Enrico Macii, Massimo Poncino</i>	
RTMOBILE: BEYOND REAL-TIME MOBILE ACCELERATION OF RNNs FOR SPEECH RECOGNITION.....	233
<i>Peiyan Dong, Siyue Wang, Wei Niu, Chengming Zhang, Sheng Lin, Zhengang Li, Yifan Gong, Bin Ren, Xue Lin, Dingwen Tao</i>	
SEESAW: END-TO-END DYNAMIC SENSING FOR IOT USING MACHINE LEARNING.....	239
<i>Vidushi Goyal, Valeria Bertacco, Reetuparna Das</i>	

EMAP: A CLOUD-EDGE HYBRID FRAMEWORK FOR EEG MONITORING AND CROSS-CORRELATION BASED REAL-TIME ANOMALY PREDICTION.....	245
<i>Bharath Srinivas Prabhakaran, Alberto García Jiménez, Germán Moltó Martínez, Muhammad Shafique</i>	
CLUSTERING APPROACH FOR SOLVING TRAVELING SALESMAN PROBLEMS VIA ISING MODEL BASED SOLVER.....	251
<i>Akira Dan, Riu Shimizu, Takeshi Nishikawa, Song Bian, Takashi Sato</i>	
ELIMINATING REDUNDANT COMPUTATION IN NOISY QUANTUM COMPUTING SIMULATION	257
<i>Gushu Li, Yufei Ding, Yuan Xie</i>	
TRANSFER LEARNING-BASED MICROFLUIDIC DESIGN SYSTEM FOR CONCENTRATION GENERATION.....	263
<i>Weiqing Ji, Tsung-Yi Ho, Hailong Yao</i>	
REALISTIC FAULT MODELS AND FAULT SIMULATION FOR QUANTUM DOT QUANTUM CIRCUITS	269
<i>Cheng-Yun Hsieh, Chen-Hung Wu, Chia-Hsien Huang, His-Sheng Goan, James Chien Mo Li</i>	
BITPRUNER: NETWORK PRUNING FOR BIT-SERIAL ACCELERATORS.....	275
<i>Xiandong Zhao, Ying Wang, Cheng Liu, Cong Shi, Kaijie Tu, Lei Zhang</i>	
CAP'NN: CLASS-AWARE PERSONALIZED NEURAL NETWORK INFERENCE	281
<i>Maedeh Hemmat, Joshua San Miguel, Azadeh Davoodi</i>	
LEARNING TO QUANTIZE DEEP NEURAL NETWORKS: A COMPETITIVE-COLLABORATIVE APPROACH	287
<i>Md Fahim Faysal Khan, Mohammad Mahdi Kamani, Mehrdad Mahdavi, Vijaykrishnan Narayanan</i>	
ALF: AUTOENCODER-BASED LOW-RANK FILTER-SHARING FOR EFFICIENT CONVOLUTIONAL NEURAL NETWORKS.....	293
<i>Alexander Frickenstein, Manoj-Rohit Vemparala, Nael Fafous, Laura Hauenschild, Naveen-Shankar Nagaraja, Christian Unger, Walter Stechele</i>	
ALGORITHM-HARDWARE CO-DESIGN OF ADAPTIVE FLOATING-POINT ENCODINGS FOR RESILIENT DEEP LEARNING INFERENCE	299
<i>Thierry Tambe, En-Yu Yang, Zishen Wan, Yuntian Deng, Vijay Janapa Reddi, Alexander Rush, David Brooks, Gu-Yeon Wei</i>	
Q-PIM: A GENETIC ALGORITHM BASED FLEXIBLE DNN QUANTIZATION METHOD AND APPLICATION TO PROCESSING-IN-MEMORY PLATFORM.....	305
<i>Yun Long, Edward Lee, Daehyun Kim, Saibal Mukhopadhyay</i>	
REUSE-TRAP: RE-PURPOSING CACHE REUSE DISTANCE TO DEFEND AGAINST SIDE CHANNEL LEAKAGE	311
<i>Hongyu Fang, Miloš Doroslovacki, Guru Venkataramani</i>	
DEEP LEARNING MULTI-CHANNEL FUSION ATTACK AGAINST SIDE-CHANNEL PROTECTED HARDWARE.....	317
<i>Benjamin Hettwer, Daniel Fennes, Sebastien Leger, Jan Richter-Brockmann, Stefan Gehrler, Tim Güneysu</i>	

LEARNING FROM A BIG BROTHER - MIMICKING NEURAL NETWORKS IN PROFILED SIDE-CHANNEL ANALYSIS	323
<i>Daan Van Der Valk, Marina Krcek, Stjepan Picek, Shivam Bhasin</i>	
FROM HOMOGENEOUS TO HETEROGENEOUS: LEVERAGING DEEP LEARNING BASED POWER ANALYSIS ACROSS DEVICES	329
<i>Fan Zhang, Bin Shao, Guorui Xu, Bolin Yang, Ziqi Yang, Zhan Qin, Kui Ren</i>	
INVITED: COMPUTATIONAL METHODS OF BIOLOGICAL EXPLORATION	335
<i>Louis K. Scheffer</i>	
A MODEL CHECKING-BASED ANALYSIS FRAMEWORK FOR SYSTEMS BIOLOGY MODELS	339
<i>Bing Liu, Sara Safa</i>	
A CROSS-LAYER POWER AND TIMING EVALUATION METHOD FOR WIDE VOLTAGE SCALING.....	345
<i>Wenjie Fu, Leilei Jin, Ming Ling, Yu Zheng, Longxing Shi</i>	
GRANNITE: GRAPH NEURAL NETWORK INFERENCE FOR TRANSFERABLE POWER ESTIMATION.....	351
<i>Yanqing Zhang, Haoxing Ren, Brucek Khailany</i>	
VARSIM: A FAST AND ACCURATE VARIABILITY AND LEAKAGE AWARE THERMAL SIMULATOR.....	357
<i>Hameedah Sultan, Smruti R. Sarangi</i>	
TYMER: A YIELD-BASED PERFORMANCE MODEL FOR TIMING-SPECULATION SRAM.....	363
<i>Shan Shen, Liang Pang, Tianxiang Shao, Ming Ling, Xiao Shi, Longxing Shi</i>	
EXPLOITING ZERO DATA TO REDUCE REGISTER FILE AND EXECUTION UNIT DYNAMIC POWER CONSUMPTION IN GPGPU.....	369
<i>Ahmad M. Radaideh, Paul V. Gratz</i>	
TP-GNN: A GRAPH NEURAL NETWORK FRAMEWORK FOR TIER PARTITIONING IN MONOLITHIC 3D ICS.....	375
<i>Yi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi, Sung Kyu Lim</i>	
COEXE: AN EFFICIENT CO-EXECUTION ARCHITECTURE FOR REAL-TIME NEURAL NETWORK SERVICES	381
<i>Chubo Liu, Kenli Li, Mingcong Song, Jiechen Zhao, Keqin Li, Tao Li, Zihao Zeng</i>	
TSN-BUILDER: ENABLING RAPID CUSTOMIZATION OF RESOURCE-EFFICIENT SWITCHES FOR TIME-SENSITIVE NETWORKING	387
<i>Jinli Yan, Wei Quan, Xiangrui Yang, Wenwen Fu, Yue Jiang, Hui Yang, Zhigang Sun</i>	
PREDICTABLE MEMORY-CPU CO-SCHEDULING WITH SUPPORT FOR LATENCY- SENSITIVE TASKS	393
<i>Daniel Casini, Paolo Pazzaglia, Alessandro Biondi, Marco Di Natale, Giorgio Buttazzo</i>	
TIMING-ACCURATE GENERAL-PURPOSE I/O FOR MULTI- AND MANY-CORE SYSTEMS: SCHEDULING AND HARDWARE SUPPORT.....	399
<i>Shuai Zhao, Zhe Jiang, Xiaotian Dai, Iain Bate, Ibrahim Habli, Wanli Chang</i>	
DPCP-P: A DISTRIBUTED LOCKING PROTOCOL FOR PARALLEL REAL-TIME TASKS.....	405
<i>Maolin Yang, Zewei Chen, Xu Jiang, Nan Guan, Hang Lei</i>	

ON COMPUTING EXACT WCRT FOR DAG TASKS	411
<i>Jinghao Sun, Feng Li, Nan Guan, Wentao Zhu, Minjie Xiang, Zhishan Guo, Wang Yi</i>	
WET: WRITE EFFICIENT LOOP TILING FOR NON-VOLATILE MAIN MEMORY	417
<i>Mohammad Alshboul, James Tuck, Yan Solihin</i>	
TCIM: TRIANGLE COUNTING ACCELERATION WITH PROCESSING-IN-MRAM ARCHITECTURE.....	423
<i>Xueyan Wang, Jianlei Yang, Yinglin Zhao, Yingjie Qi, Meichen Liu, Xingzhou Cheng, Xiaotao Jia, Xiaoming Chen, Gang Qu, Weisheng Zhao</i>	
TOWARDS STATE-AWARE COMPUTATION IN RERAM NEURAL NETWORKS.....	429
<i>Yintao He, Ying Wang, Xiandong Zhao, Huawei Li, Xiaowei Li</i>	
ROBUST DESIGN OF LARGE AREA FLEXIBLE ELECTRONICS VIA COMPRESSED SENSING	435
<i>Leilai Shao, Ting Lei, Tsung-Ching Huang, Zhenan Bao, Kwang-Ting Cheng</i>	
VERIFICATION FOR FIELD-COUPLED NANOCOMPUTING CIRCUITS	441
<i>Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler</i>	
MASSIVELY PARALLEL APPROXIMATE SIMULATION OF HARD QUANTUM CIRCUITS	447
<i>Igor L. Markov, Aneeqa Fatima, Sergei V. Isakov, Sergio Boixo</i>	
WARNINGNET: A DEEP LEARNING PLATFORM FOR EARLY WARNING OF TASK FAILURES UNDER INPUT PERTURBATION FOR RELIABLE AUTONOMOUS PLATFORMS	453
<i>Minah Lee, Burhan Mudassar, Taesik Na, Saibal Mukhopadhyay</i>	
EXPLORING INHERENT SENSOR REDUNDANCY FOR AUTOMOTIVE ANOMALY DETECTION.....	459
<i>Tianjia He, Lin Zhang, Fanxin Kong, Asif Salekin</i>	
PISCES: POWER-AWARE IMPLEMENTATION OF SLAM BY CUSTOMIZING EFFICIENT SPARSE ALGEBRA.....	465
<i>Bahar Asgari, Ramyad Hadidi, Nima Shoghi Ghalesahi, Hyesoon Kim</i>	
DADU-CD: FAST AND EFFICIENT PROCESSING-IN-MEMORY ACCELERATOR FOR COLLISION DETECTION.....	471
<i>Yuxin Yang, Xiaoming Chen, Yinhe Han</i>	
OPPORTUNISTIC INTERMITTENT CONTROL WITH SAFETY GUARANTEES FOR AUTONOMOUS SYSTEMS.....	477
<i>Chao Huang, Shichao Xu, Zhilu Wang, Shuyue Lan, Wenchao Li, Qi Zhu</i>	
GPNU: ENABLING EFFICIENT HARDWARE-BASED DIRECT CONVOLUTION WITH MULTI-PRECISION SUPPORT IN GPU TENSOR CORES.....	483
<i>Zhuoran Song, Jianfei Wang, Tianjian Li, Li Jiang, Jing Ke, Xiaoyao Liang, Naifeng Jing</i>	
TENSOR VIRTUALIZATION TECHNIQUE TO SUPPORT EFFICIENT DATA REORGANIZATION FOR CNN ACCELERATORS	489
<i>Donghyun Kang, Soonhoi Ha</i>	
BALANCING EFFICIENCY AND FLEXIBILITY FOR DNN ACCELERATION VIA TEMPORAL GPU-SYSTOLIC ARRAY INTEGRATION	495
<i>Cong Guo, Yangjie Zhou, Jingwen Leng, Yuhao Zhu, Zidong Du, Quan Chen, Chao Li, Bin Yao, Minyi Guo</i>	

SIEVE: SPECULATIVE INFERENCE ON THE EDGE WITH VERSATILE EXPORTATION	501
<i>Babak Zamirai, Salar Latifi, Pedram Zamirai, Scott Mahlke</i>	
A NOVEL GPU OVERDRIVE FAULT ATTACK.....	507
<i>Majid Sabbagh, Yunsi Fei, David Kaeli</i>	
ROPAD: A FULLY DIGITAL HIGHLY PREDICTIVE RING OSCILLATOR PROBING ATTEMPT DETECTOR.....	513
<i>Seyed Hamidreza Moghadas, Michael Pehl</i>	
RUNTIME TRUST EVALUATION AND HARDWARE TROJAN DETECTION USING ON- CHIP EM SENSORS	519
<i>Jiaji He, Xiaolong Guo, Haocheng Ma, Yanjiang Liu, Yiqiang Zhao, Yier Jin</i>	
DRAMDIG: A KNOWLEDGE-ASSISTED TOOL TO UNCOVER DRAM ADDRESS MAPPING	525
<i>Minghua Wang, Zhi Zhang, Yueqiang Cheng, Surya Nepal</i>	
NEURAL NETWORK-BASED SIDE CHANNEL ATTACKS AND COUNTERMEASURES	531
<i>Dimitrios Serpanos, Shengqi Yang, Marilyn Wolf</i>	
INVITED: A 0.26% BER, MACHINE-LEARNING RESISTANT 1028 CHALLENGE- RESPONSE PUF IN 14NM CMOS FEATURING STABILITY-AWARE ADVERSARIAL CHALLENGE SELECTION	533
<i>Vikram B. Suresh, Raghavan Kumar, Sanu Mathew</i>	
LEARNING CONCISE MODELS FROM LONG EXECUTION TRACES	536
<i>Natasha Yogananda Jeppu, Thomas Melham, Daniel Kroening, John O'Leary</i>	
MACHINE LEARNING TO SET META-HEURISTIC SPECIFIC PARAMETERS FOR HIGH- LEVEL SYNTHESIS DESIGN SPACE EXPLORATION	542
<i>Zi Wang, Benjamin Carrion Schafer</i>	
A MACHINE LEARNING APPROACH FOR RELIABILITY-AWARE APPLICATION MAPPING FOR HETEROGENEOUS MULTICORES	548
<i>Rafael B. Tonetto, Hiago M. G. De A. Rocha, Gabriel L. Nazar, Antonio Carlos Schneider Beck</i>	
EXPLORATION OF DESIGN SPACE AND RUNTIME OPTIMIZATION FOR AFFECTIVE COMPUTING IN MACHINE LEARNING EMPOWERED ULTRA-LOW POWER SOC	554
<i>Yijie Wei, Kofi Otseidu, Jie Gu</i>	
THE BEST OF BOTH WORLDS: COMBINING CUDA GRAPH WITH AN IMAGE PROCESSING DSL	560
<i>Bo Qiao, M. Akif Özkan, Jürgen Teich, Frank Hannig</i>	
DDOT: DATA DRIVEN ONLINE TUNING FOR ENERGY EFFICIENT ACCELERATION.....	566
<i>Sotirios Xydis, Eleftherios Christoforidis, Dimitrios Soudris</i>	
EFFICIENT MULTI-GRAINED WEAR LEVELING FOR INODES OF PERSISTENT MEMORY FILE SYSTEMS	572
<i>Chaoshu Yang, Duo Liu, Runyu Zhang, Xianzhang Chen, Shun Nie, Fengshun Wang, Qingfeng Zhuge, Edwin H.-M. Sha</i>	
RETRIPLE: REDUCTION OF REDUNDANT RENDERING ON ANDROID DEVICES FOR PERFORMANCE AND ENERGY OPTIMIZATIONS	578
<i>Xianfeng Li, Gengchao Li, Xiaole Cui</i>	

COINPURSE: A DEVICE-ASSISTED FILE SYSTEM WITH DUAL INTERFACES	584
<i>Zhe Yang, Youyou Lu, Erci Xu, Jiwu Shu</i>	
LOFFS: A LOW-OVERHEAD FILE SYSTEM FOR LARGE FLASH MEMORY ON EMBEDDED DEVICES	590
<i>Runyu Zhang, Duo Liu, Xianzhang Chen, Xiongxiang She, Chaoshu Yang, Yujuan Tan, Zhaoyan Shen, Zili Shao</i>	
LAYER RBER VARIATION AWARE READ PERFORMANCE OPTIMIZATION FOR 3D FLASH MEMORIES	596
<i>Shiqiang Nie, Youtao Zhang, Weiguo Wu, Jun Yang</i>	
ACCESS CHARACTERISTIC GUIDED PARTITION FOR READ PERFORMANCE IMPROVEMENT ON SOLID STATE DRIVES.....	602
<i>Yina Lv, Liang Shi, Qiao Li, Chun Jason Xue, Edwin H.-M. Sha</i>	
A PRAGMATIC APPROACH TO ON-DEVICE INCREMENTAL LEARNING SYSTEM WITH SELECTIVE WEIGHT UPDATES	608
<i>Jaekang Shin, Seungkyu Choi, Yeongjae Choi, Lee-Sup Kim</i>	
SPARSETRAIN: EXPLOITING DATAFLOW SPARSITY FOR EFFICIENT CONVOLUTIONAL NEURAL NETWORKS TRAINING	614
<i>Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen, Weisheng Zhao</i>	
TAIL: AN AUTOMATED AND LIGHTWEIGHT GRADIENT COMPRESSION FRAMEWORK FOR DISTRIBUTED DEEP LEARNING	620
<i>Jinrong Guo, Songlin Hu, Wang Wang, Chunrong Yao, Jizhong Han, Ruixuan Li, Yijun Lu</i>	
CONVERGENCE-AWARE NEURAL NETWORK TRAINING	626
<i>Hyungjun Oh, Yongseung Yu, Giha Ryu, Gunjoo Ahn, Yuri Jeong, Yongjun Park, Jiwon Seo</i>	
PYTHIA: INTELLECTUAL PROPERTY VERIFICATION IN ZERO-KNOWLEDGE	632
<i>Dimitris Mouris, Nektarios Georgios Tsoutsos</i>	
LOPHER: SAT-HARDENED LOGIC EMBEDDING ON BLOCK CIPHERS	638
<i>Akashdeep Saha, Sayandeep Saha, Siddhartha Chowdhury, Debdeep Mukhopadhyay, Bhargab B Bhattacharya</i>	
AHEC: END-TO-END COMPILER FRAMEWORK FOR PRIVACY-PRESERVING MACHINE LEARNING ACCELERATION	644
<i>Huili Chen, Rosario Cammarota, Felipe Valencia, Francesco Regazzoni, Farinaz Koushanfar</i>	
COMPACT DOMAIN-SPECIFIC CO-PROCESSOR FOR ACCELERATING MODULE LATTICE-BASED KEM	650
<i>Jose Maria Bermudo Mera, Furkan Turan, Angshuman Karmakar, Sujoy Sinha Roy, Ingrid Verbauwhede</i>	
BUILDING END-TO-END IOT APPLICATIONS WITH QOS GUARANTEES	656
<i>Arne Hamann, Selma Saidi, David Ginthoer, Christian Wietfeld, Dirk Ziegenbein</i>	
TOWARDS PURPOSEFUL DESIGN SPACE EXPLORATION OF HETEROGENEOUS CGRAS: CLOCK FREQUENCY ESTIMATION	662
<i>Dennis Leander Wolf, Christoph Spang, Christian Hochberger</i>	

CL(R)EARLY: AN EARLY-STAGE DSE METHODOLOGY FOR CROSS-LAYER RELIABILITY-AWARE HETEROGENEOUS EMBEDDED SYSTEMS	668
<i>Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar</i>	
A VERSATILE AND FLEXIBLE CHIPLET-BASED SYSTEM DESIGN FOR HETEROGENEOUS MANYCORE ARCHITECTURES.....	674
<i>Hao Zheng, Ke Wang, Ahmed Louri</i>	
EFFICIENTLY EXPLOITING LOW ACTIVITY FACTORS TO ACCELERATE RTL SIMULATION	680
<i>Scott Beamer, David Donofrio</i>	
HARDWARE-ASSISTED SERVICE LIVE MIGRATION IN RESOURCE-LIMITED EDGE COMPUTING SYSTEMS	686
<i>Zhe Zhou, Xintong Li, Xiaoyang Wang, Zheng Liang, Guangyu Sun, Guojie Luo</i>	
APPROXFGAS: EMBRACING ASIC-BASED APPROXIMATE ARITHMETIC COMPONENTS FOR FPGA-BASED SYSTEMS.....	692
<i>Bharath Srinivas Prabakaran, Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina, Muhammad Shafique</i>	
PEMACX: A PROBABILISTIC ERROR ANALYSIS METHODOLOGY FOR ADDERS WITH CASCADED APPROXIMATE UNITS.....	698
<i>Muhammad Abdullah Hanif, Rehan Hafiz, Osman Hasan, Muhammad Shafique</i>	
ADASENSE: ADAPTIVE LOW-POWER SENSING AND ACTIVITY RECOGNITION FOR WEARABLE DEVICES	704
<i>Marina Neseem, Jon Nelson, Sherief Reda</i>	
A ROBUST EXPONENTIAL INTEGRATOR METHOD FOR GENERIC NONLINEAR CIRCUIT SIMULATION	710
<i>Quan Chen</i>	
ADJOINT TRANSIENT SENSITIVITY ANALYSIS FOR OBJECTIVE FUNCTIONS ASSOCIATED TO MANY TIME POINTS	716
<i>Wenfei Hu, Zuochang Ye, Yan Wang</i>	
MLPAREST: MACHINE LEARNING BASED PARASITIC ESTIMATION FOR CUSTOM CIRCUIT DESIGN	722
<i>Brett Shook, Prateek Bhansali, Chandramouli Kashyap, Chirayu Amin, Siddhartha Joshi</i>	
PARAGRAPH: LAYOUT PARASITICS AND DEVICE PARAMETER PREDICTION USING GRAPH NEURAL NETWORKS	728
<i>Haoxing Ren, George F. Kokai, Walker J. Turner, Ting-Sheng Ku</i>	
AN EFFICIENT EPIST ALGORITHM FOR GLOBAL PLACEMENT WITH NON-INTEGERS MULTIPLE-HEIGHT CELLS *	734
<i>Jianli Chen, Zhipeng Huang, Ye Huang, Wenxing Zhu, Jun Yu, Yao-Wen Chang</i>	
HAMILTONIAN PATH BASED MIXED-CELL-HEIGHT LEGALIZATION FOR NEIGHBOR DIFFUSION EFFECT MITIGATION*	740
<i>Jianli Chen, Ziran Zhu, Qinghai Liu, Yimin Zhang, Wenxing Zhu, Yao-Wen Chang</i>	
TDP-ADMM: A TIMING DRIVEN PLACEMENT APPROACH FOR SUPERCONDUCTIVE ELECTRONIC CIRCUITS USING ALTERNATING DIRECTION METHOD OF MULTIPLIERS	746
<i>Soheil Nazar Shahsavani, Massoud Pedram</i>	

CUGR: DETAILED-ROUTABILITY-DRIVEN 3D GLOBAL ROUTING WITH PROBABILISTIC RESOURCE MODEL	752
<i>Jinwei Liu, Chak-Wa Pui, Fangzhou Wang, Evangeline F. Y. Young</i>	
HYBRIDDNN: A FRAMEWORK FOR HIGH-PERFORMANCE HYBRID DNN ACCELERATOR DESIGN AND IMPLEMENTATION	758
<i>Hanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen, Deming Chen</i>	
EDD: EFFICIENT DIFFERENTIABLE DNN ARCHITECTURE AND IMPLEMENTATION CO-SEARCH FOR EMBEDDED AI SOLUTIONS	764
<i>Yuhong Li, Cong Hao, Xiaofan Zhang, Xinheng Liu, Yao Chen, Jinjun Xiong, Wen-Mei Hwu, Deming Chen</i>	
SCA: A SECURE CNN ACCELERATOR FOR BOTH TRAINING AND INFERENCE.....	770
<i>Lei Zhao, Youtao Zhang, Jun Yang</i>	
MONITORING THE HEALTH OF EMERGING NEURAL NETWORK ACCELERATORS WITH COST-EFFECTIVE CONCURRENT TEST	776
<i>Qi Liu, Tao Liu, Zihao Liu, Wujie Wen, Chengmo Yang</i>	
A HISTORY-BASED AUTO-TUNING FRAMEWORK FOR FAST AND HIGH- PERFORMANCE DNN DESIGN ON GPU	782
<i>Jiandong Mu, Mengdi Wang, Lanbo Li, Jun Yang, Wei Lin, Wei Zhang</i>	
DRMAP: A GENERIC DRAM DATA MAPPING POLICY FOR ENERGY-EFFICIENT PROCESSING OF CONVOLUTIONAL NEURAL NETWORKS	788
<i>Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique</i>	
WAFER MAP DEFECT PATTERNS CLASSIFICATION USING DEEP SELECTIVE LEARNING.....	794
<i>Mohamed Baker Alawieh, Duane Boning, David Z. Pan</i>	
HITSFSL: DESIGN OF A COST-EFFECTIVE HIS-INSENSITIVE TNU-TOLERANT AND SET-FILTERABLE LATCH FOR SAFETY-CRITICAL APPLICATIONS	800
<i>Aibin Yan, Xiangfeng Feng, Xiaohu Zhao, Hang Zhou, Jie Cui, Zuobin Ying, Patrick Girard, Xiaoqing Wen</i>	
EXPLORING A BAYESIAN OPTIMIZATION FRAMEWORK COMPATIBLE WITH DIGITAL STANDARD FLOW FOR SOFT-ERROR-TOLERANT CIRCUIT	806
<i>Yan Li, Xiaoyoung Zeng, Zhengqi Gao, Liyu Lin, Jun Tao, Jun Han, Xu Cheng, Mehdi Tahoori, Xiaoyang Zeng</i>	
DVFS-BASED SCRUBBING SCHEDULING FOR RELIABILITY MAXIMIZATION ON PARALLEL TASKS IN SRAM-BASED FPGAS	812
<i>Rui Li, Heng Yu, Weixiong Jiang, Yajun Ha</i>	
PAIR: PIN-ALIGNED IN-DRAM ECC ARCHITECTURE USING EXPANDABILITY OF REED-SOLOMON CODE.....	818
<i>Sangmok Jeong, Seungyup Kang, Joon-Sung Yang</i>	
TIER-SCRUBBING: AN ADAPTIVE AND TIERED DISK SCRUBBING SCHEME WITH IMPROVED MTTD AND REDUCED COST	824
<i>Ji Zhang, Yuanzhang Wang, Yangtao Wang, Ke Zhou, Schelter Sebastian, Ping Huang, Bin Cheng, Yongguang Ji</i>	

INVITED: SOFTWARE DEFINED ACCELERATORS FROM LEARNING TOOLS ENVIRONMENT.....	830
<i>Antonino Tumeo, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, Vinay Amatya, David Brooks, Gu-Yeon Wei</i>	
CREATING AN AGILE HARDWARE DESIGN FLOW	836
<i>Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Ross Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Fredrik Kjolstad, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Jackson Melchert, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen Richardson, Raj Setaluri, Jeff Setter, Kavya Sreedhar, Maxwell Strange, James Thomas, Christopher Torng, Leonard Truong, Nestan Tsiskaridze, Keyi Zhang</i>	
INVITED: CHIPYARD - AN INTEGRATED SOC RESEARCH AND IMPLEMENTATION ENVIRONMENT.....	842
<i>Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, Paul Rigge, Colin Schmidt, John Wright, Jerry Zhao, Jonathan Bachrach, Sophia Shao, Borivoje Nikolic, Krste Asanovic</i>	
KITE: A FAMILY OF HETEROGENEOUS INTERPOSER TOPOLOGIES ENABLED VIA ACCURATE INTERCONNECT MODELING.....	848
<i>Srikant Bharadwaj, Jieming Yin, Bradford Beckmann, Tushar Krishna</i>	
CDRING: RECONFIGURABLE RING ARCHITECTURE BY EXPLOITING CYCLE DECOMPOSITION OF TORUS TOPOLOGY	854
<i>Liang Wang, Leibo Liu, Xiaohang Wang, Jie Han, Chenchen Deng, Shaojun Wei</i>	
ZENCO: ZERO-BYTES BASED ENCODING FOR NON-VOLATILE BUFFERS IN ON-CHIP INTERCONNECTS	860
<i>Khushboo Rani, Hemangee K. Kapoor</i>	
TOPOLOGICAL STRUCTURE AND PHYSICAL LAYOUT CODESIGN FOR WAVELENGTH-ROUTED OPTICAL NETWORKS-ON-CHIP	866
<i>Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang</i>	
CHARACTERIZATION AND APPLICATIONS OF SPATIAL VARIATION MODELS FOR SILICON MICRORING-BASED OPTICAL TRANSCEIVERS.....	872
<i>Yuyang Wang, Jared Hulme, Peng Sun, Mudit Jain, M. Ashkan Seyedi, Marco Fiorentino, Raymond G. Beausoleil, Kwang-Ting Cheng</i>	
R2D3: A RELIABILITY ENGINE FOR 3D PARALLEL SYSTEMS	878
<i>Javad Bagherzadeh, Aporva Amarnath, Jielun Tan, Subhankar Pal, Ronald G. Dreslinski</i>	
PROACTIVE AGING MITIGATION IN CGRAS THROUGH UTILIZATION-AWARE ALLOCATION	884
<i>Marcelo Brandalero, Bernardo Neuhaus Lignati, Antonio Carlos Schneider Beck, Muhammad Shafique, Michael Hübner</i>	
TAEM: FAST TRANSFER-AWARE EFFECTIVE LOOP MAPPING FOR HETEROGENEOUS RESOURCES ON CGRA	890
<i>Mingyang Kou, Jiangyuan Gu, Shaojun Wei, Hailong Yao, Shouyi Yin</i>	
REMOTE ATOMIC EXTENSION (RAE) FOR SCALABLE HIGH PERFORMANCE COMPUTING	896
<i>Xi Wang, Brody Williams, John D. Leidel, Alan Ehret, Michel Kinsky, Yong Chen</i>	

ATUNS: MODULAR AND SCALABLE SUPPORT FOR ATOMIC OPERATIONS IN A SHARED MEMORY MULTIPROCESSOR.....	902
<i>Andreas Kurth, Samuel Riedel, Florian Zaruba, Torsten Hoefler, Luca Benini</i>	
BPU: A BLOCKCHAIN PROCESSING UNIT FOR ACCELERATED SMART CONTRACT EXECUTION.....	908
<i>Tao Lu, Lu Peng</i>	
PIM-ASSEMBLER: A PROCESSING-IN-MEMORY PLATFORM FOR GENOME ASSEMBLY	914
<i>Shaahin Angizi, Naima Ahmed Fahmi, Wei Zhang, Deliang Fan</i>	
REDCACHE: REDUCED DRAM CACHING.....	920
<i>Payman Behnam, Mahdi Nazm Bojnordi</i>	
LEARNING TO PREDICT IR DROP WITH EFFECTIVE TRAINING FOR RERAM-BASED NEURAL NETWORK HARDWARE.....	926
<i>Sugil Lee, Giju Jung, Mohammed E. Fouda, Jongeun Lee, Ahmed Eltawil, Fadi Kurdahi</i>	
CENTAUR: HYBRID PROCESSING IN ON/OFF-CHIP MEMORY ARCHITECTURE FOR GRAPH ANALYTICS.....	932
<i>Abraham Addisie, Valeria Bertacco</i>	
CRYPTOPIM: IN-MEMORY ACCELERATION FOR LATTICE-BASED CRYPTOGRAPHIC HARDWARE.....	938
<i>Hamid Nejatollahi, Saransh Gupta, Mohsen Imani, Tajana Simunic Rosing, Rosario Cammarota, Nikil Dutt</i>	
CRAFFT: HIGH RESOLUTION FFT ACCELERATOR IN SPINTRONIC COMPUTATIONAL RAM.....	944
<i>Hüsrev Cilasun, Salonik Resch, Zamshed Iqbal Chowdhury, Erin Olson, Masoud Zabih, Zhengyang Zhao, Thomas Peterson, Jian-Ping Wang, Sachin S. Sapatnekar, Ulya Karpuzcu</i>	
A TWO-WAY SRAM ARRAY BASED ACCELERATOR FOR DEEP NEURAL NETWORK ON-CHIP TRAINING.....	950
<i>Hongwu Jiang, Shanshi Huang, Xiaochen Peng, Jian-Wei Su, Yen-Chi Chou, Wei-Hsing Huang, Ta-Wei Liu, Ruhui Liu, Meng-Fan Chang, Shimeng Yu</i>	
BIT-PARALLEL VECTOR COMPOSABILITY FOR NEURAL ACCELERATION.....	956
<i>Soroush Ghodrati, Hardik Sharma, Cliff Young, Nam Sung Kim, Hadi Esmaeilzadeh</i>	
CO-EXPLORATION OF NEURAL ARCHITECTURES AND HETEROGENEOUS ASIC ACCELERATOR DESIGNS TARGETING MULTIPLE TASKS	962
<i>Lei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon, Liangzhen Lai, Tushar Krishna, Vikas Chandra, Weiwen Jiang, Yiyu Shi</i>	
HARDWARE ACCELERATION OF GRAPH NEURAL NETWORKS.....	968
<i>Adam Auten, Matthew Tomei, Rakesh Kumar</i>	
FLEXREDUCE: FLEXIBLE ALL-REDUCE FOR DISTRIBUTED DEEP LEARNING ON ASYMMETRIC NETWORK TOPOLOGY	974
<i>Jinho Lee, Inseok Hwang, Soham Shah, Minsik Cho</i>	
NON-UNIFORM DNN STRUCTURED SUBNETS SAMPLING FOR DYNAMIC INFERENCE.....	980
<i>Li Yang, Zhezhi He, Yu Cao, Deliang Fan</i>	
AN EFFICIENT DEEP LEARNING ACCELERATOR FOR COMPRESSED VIDEO ANALYSIS	986
<i>Yongchen Wang, Ying Wang, Huawei Li, Yinhe Han, Xiaowei Li</i>	

PREDICTION CONFIDENCE BASED LOW COMPLEXITY GRADIENT COMPUTATION FOR ACCELERATING DNN TRAINING	992
<i>Dongyeob Shin, Geonho Kim, Joongho Jo, Jongsun Park</i>	
STC: SIGNIFICANCE-AWARE TRANSFORM-BASED CODEC FRAMEWORK FOR EXTERNAL MEMORY ACCESS REDUCTION	998
<i>Feng Xiong, Fengbin Tu, Man Shi, Yang Wang, Leibo Liu, Shaojun Wei, Shouyi Yin</i>	
O-2A: LOW OVERHEAD DNN COMPRESSION WITH OUTLIER-AWARE APPROXIMATION	1004
<i>Nguyen-Dong Ho, Minh-Son Le, Ik-Joon Chang</i>	
HAWKWARE: NETWORK INTRUSION DETECTION BASED ON BEHAVIOR ANALYSIS WITH ANNS ON AN IOT DEVICE	1010
<i>Sunwoo Ahn, Hayoon Yi, Younghan Lee, Whoi Ree Ha, Giyeol Kim, Yunheung Paek</i>	
HARDWARE-ASSISTED INTELLECTUAL PROPERTY PROTECTION OF DEEP LEARNING MODELS	1016
<i>Abhishek Chakraborty, Ankit Mondal, Ankur Srivastava</i>	
DEFENDING BIT-FLIP ATTACK THROUGH DNN WEIGHT RECONSTRUCTION	1022
<i>Jingtao Li, Adnan Siraj Rakin, Yan Xiong, Liangliang Chang, Zhezhi He, Deliang Fan, Chaitali Chakrabarti</i>	
PRIVE-HD: PRIVACY-PRESERVED HYPERDIMENSIONAL COMPUTING.....	1028
<i>Behnam Khaleghi, Mohsen Imani, Tajana Rosing</i>	
AUTONOMOUS WAREHOUSE-SCALE COMPUTERS	1034
<i>Sundar Dev, David Lo, Liqun Cheng, Parthasarathy Ranganathan</i>	
ONLINE ADAPTIVE LEARNING FOR RUNTIME RESOURCE MANAGEMENT OF HETEROGENEOUS SOCS	1040
<i>Sumit K. Mandal, Umit Y. Ogras, Janardhan Rao Doppa, Raid Z. Ayoub, Michael Kishinevsky, Partha P. Pande</i>	
SCENARIO-BASED SOFT REAL-TIME HYBRID APPLICATION MAPPING FOR MPSOCS	1046
<i>Jan Spieck, Stefan Wildermann, Jürgen Teich</i>	
ROUTING TOPOLOGY AND TIME-DIVISION MULTIPLEXING CO-OPTIMIZATION FOR MULTI-FPGA SYSTEMS	1052
<i>Tung-Wei Lin, Wei-Chen Tai, Yu-Cheng Lin, Iris Hui-Ru Jiang</i>	
A PROVABLY GOOD WAVELENGTH-DIVISION-MULTIPLEXING-AWARE CLUSTERING ALGORITHM FOR ON-CHIP OPTICAL ROUTING.....	1058
<i>Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang</i>	
VIA-BASED REDISTRIBUTION LAYER ROUTING FOR INFO PACKAGES WITH IRREGULAR PAD STRUCTURES	1064
<i>Hsiang-Ting Wen, Yu-Jie Cai, Yang Hsu, Yao-Wen Chang</i>	
THE TAO OF PAO: ANATOMY OF A PIN ACCESS ORACLE FOR DETAILED ROUTING	1070
<i>Andrew B. Kahng, Lutong Wang, Bangqi Xu</i>	
AXI HYPERCONNECT: A PREDICTABLE, HYPERVISOR-LEVEL INTERCONNECT FOR HARDWARE ACCELERATORS IN FPGA SOC.....	1076
<i>Francesco Restuccia, Alessandro Biondi, Mauro Marinoni, Giorgiomaria Cicero, Giorgio Buttazzo</i>	

FCNNLIB: AN EFFICIENT AND FLEXIBLE CONVOLUTION ALGORITHM LIBRARY ON FPGAS	1082
<i>Qingcheng Xiao, Liqiang Lu, Jiaming Xie, Yun Liang</i>	
EXPLOITING COMPUTATION REUSE FOR STENCIL ACCELERATORS.....	1088
<i>Yuze Chi, Jason Cong</i>	
TOWARDS MEMORY-EFFICIENT STREAMING PROCESSING WITH COUNTER- CASCADING SKETCHING ON FPGA	1094
<i>Minjin Tang, Mei Wen, Junzhong Shen, Xiaolei Zhao, Chunyuan Zhang</i>	
DON'T-CARE-BASED NODE MINIMIZATION FOR THRESHOLD LOGIC NETWORKS	1100
<i>Yung-Chih Chen, Hao-Ju Chang, Li-Cheng Zheng</i>	
ALSRAC: APPROXIMATE LOGIC SYNTHESIS BY RESUBSTITUTION WITH APPROXIMATE CARE SET	1106
<i>Chang Meng, Weikang Qian, Alan Mishchenko</i>	
PROBABILISTIC ERROR PROPAGATION THROUGH APPROXIMATED BOOLEAN NETWORKS.....	1112
<i>Jorge Echavarria, Stefan Wildermann, Oliver Keszöcze, Jürgen Teich</i>	
MULTIPLICATIVE COMPLEXITY OF AUTOSYMMETRIC FUNCTIONS: THEORY AND APPLICATIONS TO SECURITY	1118
<i>Anna Bernasconi, Stelvio Cimato, Valentina Ciriani, Maria Chiara Molteni</i>	
LATTICE: AN ADC/DAC-LESS RERAM-BASED PROCESSING-IN-MEMORY ARCHITECTURE FOR ACCELERATING DEEP CONVOLUTION NEURAL NETWORKS.....	1124
<i>Qilin Zheng, Zongwei Wang, Zishun Feng, Bonan Yan, Yimao Cai, Ru Huang, Yiran Chen, Chia-Lin Yang, Hai Helen Li</i>	
PCNN: PATTERN-BASED FINE-GRAINED REGULAR PRUNING TOWARDS OPTIMIZING CNN ACCELERATORS	1130
<i>Zhanhong Tan, Jiebo Song, Xiaolong Ma, Sia-Huat Tan, Hongyang Chen, Yuanqing Miao, Yifu Wu, Shaokai Ye, Yanzhi Wang, Dehui Li, Kaisheng Ma</i>	
BEST OF BOTH WORLDS: AUTOML CODESIGN OF A CNN AND ITS HARDWARE ACCELERATOR.....	1136
<i>Mohamed S. Abdelfattah, Lukasz Dudziak, Thomas Chau, Royson Lee, Hyeji Kim, Nicholas D. Lane</i>	
SCALABLE MULTI-FPGA ACCELERATION FOR LARGE RNNs WITH FULL PARALLELISM LEVELS.....	1142
<i>Dongup Kwon, Suyeon Hur, Hamin Jang, Eriko Nurvitadhi, Jangwoo Kim</i>	
ON COUNTERMEASURES AGAINST THE THERMAL COVERT CHANNEL ATTACKS TARGETING MANY-CORE SYSTEMS	1148
<i>Hengli Huang, Xiaohang Wang, Yingtao Jiang, Amit Kumar Singh, Mei Yang, Letian Huang</i>	
ROMEO: CONVERSION AND EVALUATION OF HDL DESIGNS IN THE ENCRYPTED DOMAIN	1154
<i>Charles Gouert, Nektarios Georgios Tsoutsos</i>	
IMPECCABLE CIRCUITS II.....	1160
<i>Aein Rezaei Shahmirzadi, Shahram Rasoolzadeh, Amir Moradi</i>	

ON THE SECURITY OF STRONG MEMRISTOR-BASED PHYSICALLY UNCLONABLE FUNCTIONS.....	1166
<i>Shaza Zeitouni, Emmanuel Stempf, Hossein Fereidooni, Ahmad-Reza Sadeghi</i>	
IN-MEMORY COMPUTING IN EMERGING MEMORY TECHNOLOGIES FOR MACHINE LEARNING: AN OVERVIEW.....	1172
<i>Kaushik Roy, Indranil Chakraborty, Mustafa Ali, Aayush Ankit, Amogh Agrawal</i>	
DEEP LEARNING-DRIVEN SIMULTANEOUS LAYOUT DECOMPOSITION AND MASK OPTIMIZATION	1178
<i>Wei Zhong, Shuxiang Hu, Yuzhe Ma, Haoyu Yang, Xiuyuan Ma, Bei Yu</i>	
ADAPTIVE LAYOUT DECOMPOSITION WITH GRAPH EMBEDDING NEURAL NETWORKS.....	1184
<i>Wei Li, Jialu Xia, Yuzhe Ma, Jialu Li, Yibo Liny, Bei Yu</i>	
GCN-RL CIRCUIT DESIGNER: TRANSFERABLE TRANSISTOR SIZING WITH GRAPH NEURAL NETWORKS AND REINFORCEMENT LEARNING.....	1190
<i>Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, Song Han</i>	
AN EFFICIENT AND ROBUST YIELD OPTIMIZATION METHOD FOR HIGH-DIMENSIONAL SRAM CIRCUITS.....	1196
<i>Xiaodong Wang, Tianchen Gu, Changhao Yan, Xiulong Wu, Fan Yang, Sheng-Guo Wang, Dian Zhou, Xuan Zeng</i>	
PETNET: POLYCOUNT AND ENERGY TRADE-OFF DEEP NETWORKS FOR PRODUCING 3D OBJECTS FROM IMAGES.....	1202
<i>Nitthilan Kanappan Jayakodi, Janardhan Rao Doppa, Partha Pratim Pande</i>	
SHIELDENN: ONLINE ACCELERATED FRAMEWORK FOR FAULT-TOLERANT DEEP NEURAL NETWORK ARCHITECTURES	1208
<i>Navid Khoshavi, Arman Roohi, Connor Broyles, Saman Sargolzaei, Yu Bi, David Z. Pan</i>	
INCA: INTERRUPTIBLE CNN ACCELERATOR FOR MULTI-TASKING IN EMBEDDED ROBOTS.....	1214
<i>Jincheng Yu, Zhilin Xu, Shulin Zeng, Chao Yu, Jiantao Qiu, Chaoyang Shen, Yuanfan Xu, Guohao Dai, Yu Wang, Huazhong Yang</i>	
HOW TO CUT OUT EXPIRED DATA WITH NEARLY ZERO OVERHEAD FOR SOLID-STATE DRIVES.....	1220
<i>Wei-Lin Wang, Tseng-Yi Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih</i>	
JUST LIKE THE REAL THING: FAST WEAK SIMULATION OF QUANTUM COMPUTATION.....	1226
<i>Stefan Hillmich, Igor L. Markov, Robert Wille</i>	
CODAR: A CONTEXTUAL DURATION-AWARE QUBIT MAPPING FOR VARIOUS NISQ DEVICES.....	1232
<i>Haowei Deng, Yu Zhang, Quanxi Li</i>	
THE POWER OF SIMULATION FOR EQUIVALENCE CHECKING IN QUANTUM COMPUTING.....	1238
<i>Lukas Burgholzer, Robert Wille</i>	

AN EFFICIENT CIRCUIT COMPILATION FLOW FOR QUANTUM APPROXIMATE OPTIMIZATION ALGORITHM.....	1244
<i>Mahabubul Alam, Abdullah Ash-Saki, Swaroop Ghosh</i>	
DYNAMIC INFORMATION FLOW TRACKING FOR EMBEDDED BINARIES USING SYSTEMC-BASED VIRTUAL PROTOTYPES.....	1250
<i>Pascal Pieper, Vladimir Herdt, Daniel Große, Rolf Drechsler</i>	
UEFI FIRMWARE FUZZING WITH SIMICS VIRTUAL PLATFORM	1256
<i>Zhenkun Yang, Yuriy Viktorov, Jin Yang, Jiewen Yao, Vincent Zimmer</i>	
A FORMAL APPROACH FOR DETECTING VULNERABILITIES TO TRANSIENT EXECUTION ATTACKS IN OUT-OF-ORDER PROCESSORS	1262
<i>Mohammad Rahmani Fadiheh, Johannes Müller, Raik Brinkmann, Subhasish Mitra, Dominik Stoffel, Wolfgang Kunz</i>	
CLOSING THE RISC-V COMPLIANCE GAP: LOOKING FROM THE NEGATIVE TESTING SIDE.....	1268
<i>Vladimir Herdt, Daniel Große, Rolf Drechsler</i>	
EXTENDING THE RISC-V ISA FOR EFFICIENT RNN-BASED 5G RADIO RESOURCE MANAGEMENT	1274
<i>Renzo Andri, Tomas Henriksson, Luca Benini</i>	
TAMING UNSTRUCTURED SPARSITY ON GPUS VIA LATENCY-AWARE OPTIMIZATION	1280
<i>Maohua Zhu, Yuan Xie</i>	
FTDL: A TAILORED FPGA-OVERLAY FOR DEEP LEARNING WITH HIGH SCALABILITY.....	1286
<i>Runbin Shi, Yuhao Ding, Xuechao Wei, He Li, Hang Liu, Hayden K.-H. So, Caiwen Ding</i>	
3D CNN ACCELERATION ON FPGA USING HARDWARE-AWARE PRUNING.....	1292
<i>Mengshu Sun, Pu Zhao, Mehmet Gungor, Massoud Pedram, Miriam Leeser, Xue Lin</i>	
STANNIS: LOW-POWER ACCELERATION OF DNN TRAINING USING COMPUTATIONAL STORAGE DEVICES.....	1298
<i>Ali Heydarigorji, Mahdi Torabzadehkashi, Siavash Rezaei, Hossein Bobarshad, Vladimir Alves, Pai H. Chou</i>	
RESIPE: RERAM-BASED SINGLE-SPIKING PROCESSING-IN-MEMORY ENGINE	1304
<i>Ziru Li, Bonan Yan, Hai Helen Li</i>	
BREZEFLOW: UNIFIED DEBUGGER FOR ANDROID CPU POWER GOVERNORS AND SCHEDULERS ON EDGE DEVICES	1310
<i>Alexander Hoffman, Anuj Pathania, Philipp H. Kindt, Samarjit Chakraborty, Tulika Mitra</i>	
EANEM: ENERGY-AWARE NETWORK STACK MANAGEMENT FOR MOBILE DEVICES.....	1316
<i>Chungseop Lee, Keonhyuk Lee, Mingoo Kang, Hyukjun Lee</i>	
ICS PROTOCOL FUZZING: COVERAGE GUIDED PACKET CRACK AND GENERATION.....	1322
<i>Zhengxiong Luo, Feilong Zuo, Yuheng Shen, Xun Jiao, Wanli Chang, Yu Jiang</i>	
CAMOUFLAGE: HARDWARE-ASSISTED CFI FOR THE ARM LINUX KERNEL.....	1328
<i>Rémi Denis-Courmont, Hans Liljestrand, Carlos Chinea, Jan-Erik Ekberg</i>	

VEHICULAR AND EDGE COMPUTING FOR EMERGING CONNECTED AND AUTONOMOUS VEHICLE APPLICATIONS	1334
<i>Sabur Baidya, Yu-Jen Ku, Hengyu Zhao, Jishen Zhao, Sujit Dey</i>	
TEVOT: TIMING ERROR MODELING OF FUNCTIONAL UNITS UNDER DYNAMIC VOLTAGE AND TEMPERATURE VARIATIONS	1340
<i>Xun Jiao, Dongning Ma, Wanli Chang, Yu Jiang</i>	
STATISTICAL TIMING ANALYSIS CONSIDERING MULTIPLE-INPUT SWITCHING	1346
<i>Debjit Sinha, Vasant Rao, Chaitanya Peddawat, Michael Wood, Jeffrey Hemmett, Suriya Skariah, Patrick Williams</i>	
AN EFFICIENT CRITICAL PATH GENERATION ALGORITHM CONSIDERING EXTENSIVE PATH CONSTRAINTS	1352
<i>Guannan Guo, Tsung-Wei Huang, Chun-Xun Lin, Martin Wong</i>	
FAST AND ACCURATE WIRE TIMING ESTIMATION ON TREE AND NON-TREE NET STRUCTURES	1358
<i>Hsien-Han Cheng, Iris Hui-Ru Jiang, Oscar Ou</i>	
LATCH CLUSTERING FOR TIMING-POWER CO-OPTIMIZATION	1364
<i>Chau-Chin Huang, Gustavo Tellez, Gi-Joon Nam, Yao-Wen Chang</i>	
CLOSING THE DESIGN LOOP: BAYESIAN OPTIMIZATION ASSISTED HIERARCHICAL ANALOG LAYOUT SYNTHESIS	1370
<i>Mingjie Liu, Keren Zhu, Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun, David Z. Pan</i>	
NACU: A NON-LINEAR ARITHMETIC UNIT FOR NEURAL NETWORKS	1376
<i>Guido Baccelli, Dimitrios Stathis, Ahmed Hemani, Maurizio Martina</i>	
ENHANCING THREAD-LEVEL PARALLELISM IN ASYMMETRIC MULTICORES USING TRANSPARENT INSTRUCTION OFFLOADING.....	1382
<i>Jeckson Dellagostin Souza, Madhavan Manivannan, Miquel Pericàs, Antonio Carlos Schneider Beck</i>	
A SIMPLE CACHE COHERENCE SCHEME FOR INTEGRATED CPU-GPU SYSTEMS	1388
<i>Ardhi Wiratama Baskara Yudha, Reza Pulungan, Henry Hoffmann, Yan Solihin</i>	
NAVIGATOR: DYNAMIC MULTI-KERNEL SCHEDULING TO IMPROVE GPU PERFORMANCE	1394
<i>Jiho Kim, John Kim, Yongjun Park</i>	
PERMUTATION-WRITE: OPTIMIZING WRITE PERFORMANCE AND ENERGY FOR SKYRMION RACETRACK MEMORY	1400
<i>Tsun-Yu Yang, Ming-Chang Yang, Jiawei Li, Wang Kang</i>	
REDUCING DRAM ACCESS LATENCY VIA HELPER ROWS	1406
<i>Xin Xin, Youtao Zhang, Jun Yang</i>	
IMPROVING THE CONCURRENCY PERFORMANCE OF PERSISTENT MEMORY TRANSACTIONS ON MULTICORES.....	1412
<i>Qing Wang, Youyou Lu, Zhongjie Wu, Fan Yang, Jiwu Shu</i>	
REDUCING BIT WRITES IN NON-VOLATILE MAIN MEMORY BY SIMILARITY-AWARE COMPRESSION	1418
<i>Zhangyu Chen, Yu Hua, Pengfei Zuo, Yuanyuan Sun, Yuncheng Guo</i>	

PATTPIM: A PRACTICAL RERAM-BASED DNN ACCELERATOR BY REUSING WEIGHT PATTERN REPETITIONS.....	1424
<i>Yuhao Zhang, Zhiping Jia, Yungang Pan, Hongchao Du, Zhaoyan Shen, Mengying Zhao, Zili Shao</i>	
KFR: OPTIMAL CACHE MANAGEMENT WITH K-FRAMED RECLAMATION FOR DRIVE-MANAGED SMR DISKS.....	1430
<i>Chenlin Ma, Yi Wang, Zhaoyan Shen, Zili Shao</i>	
PIM-PRUNE: FINE-GRAIN DCNN PRUNING FOR CROSSBAR-BASED PROCESS-IN-MEMORY ARCHITECTURE.....	1436
<i>Chaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma, Shaokai Ye, Yunyan Hong, Xiaoyao Liang, Yinhe Han, Li Jiang</i>	
TIGHT COMPRESSION: COMPRESSING CNN MODEL TIGHTLY THROUGH UNSTRUCTURED PRUNING AND SIMULATED ANNEALING BASED PERMUTATION	1442
<i>Xizi Chen, Jingyang Zhu, Jingbo Jiang, Chi-Ying Tsui</i>	
Q-CAPSNETS: A SPECIALIZED FRAMEWORK FOR QUANTIZING CAPSULE NETWORKS	1448
<i>Alberto Marchisio, Beatrice Bussolino, Alessio Colucci, Maurizio Martina, Guido Masera, Muhammad Shafique</i>	
INTERMITTENT INFERENCE WITH NONUNIFORMLY COMPRESSED MULTI-EXIT NEURAL NETWORK FOR ENERGY HARVESTING POWERED DEVICES	1454
<i>Yawen Wu, Zhepeng Wang, Zhenge Jia, Yiyu Shi, Jingtong Hu</i>	
HIGH PE UTILIZATION CNN ACCELERATOR WITH CHANNEL FUSION SUPPORTING PATTERN-COMPRESSED SPARSE NEURAL NETWORKS	1460
<i>Jingyu Wang, Songming Yu, Jinshan Yue, Zhe Yuan, Zhuqing Yuan, Huazhong Yang, Xueqing Li, Yongpan Liu</i>	
BPNET: BRANCH-PRUNED CONDITIONAL NEURAL NETWORK FOR SYSTEMATIC TIME-ACCURACY TRADEOFF	1466
<i>Kyungchul Park, Chanyoung Oh, Youngmin Yi</i>	
LATE BREAKING RESULTS: REINFORCEMENT LEARNING-BASED POWER MANAGEMENT POLICY FOR MOBILE DEVICE SYSTEMS.....	1472
<i>Eunji Kwon, Sodam Han, Yoonho Park, Young Hwan Kim, Seokhyeong Kang</i>	
MEMTONIC: A NEUROMORPHIC ACCELERATOR FOR ENERGY EFFICIENT DEEP LEARNING.....	1474
<i>Dharanidhar Dang, Sahar Taheri, Bill Lin, Debashis Sahoo</i>	
LATE BREAKING RESULTS: LDFSM: A LOW-COST BIT-STREAM GENERATOR FOR LOW-DISCREPANCY STOCHASTIC COMPUTING	1476
<i>Sina Asadi, M. Hassan Najafi</i>	
LATE BREAKING RESULTS: AN ANALYTICAL TIMING-DRIVEN PLACER FOR HETEROGENEOUS FPGAS	1478
<i>Zhifeng Lin, Yanyue Xie, Gang Qian, Sifei Wang, Jun Yu, Jianli Chen</i>	
LATE BREAKING RESULTS: DESIGN DEPENDENT MEGA CELL METHODOLOGY FOR AREA AND POWER OPTIMIZATION	1480
<i>Chien-Pang Lu, Iris Hui-Ru Jiang, Chih-Wen Yang</i>	
LATE BREAKING RESULTS: A NEURAL NETWORK THAT ROUTES ICS.....	1482
<i>Dmitry Utyamishhev, Inna Partin-Vaisband</i>	

LATE BREAKING RESULTS: CAN YOU HEAR ME? TOWARDS AN ULTRA LOW-COST HEARING SCREENING DEVICE	1484
<i>Nils Heitmann, Philipp H. Kindt, Samarjit Chakraborty</i>	
LATE BREAKING RESULTS: ENABLING CONTAINERIZED COMPUTING AND ORCHESTRATION OF ROS-BASED ROBOTIC SW APPLICATIONS ON CLOUD-SERVER-EDGE ARCHITECTURES.....	1486
<i>Stefano Aldegheri, Nicola Bombieri, Franco Fummi, Simone Girardi, Riccardo Muradore, Nicola Piccinelli</i>	
LATE BREAKING RESULTS: POLE-AWARE ANALOG PLACEMENT CONSIDERING MONOTONIC CURRENT FLOW AND CROSSING-WIRE MINIMIZATION.....	1488
<i>Abhishek Patyal, Hung-Ming Chen, Mark Po-Hung Lin</i>	
LATE BREAKING RESULTS: BUILDING AN ON-CHIP DEEP LEARNING MEMORY HIERARCHY BRICK BY BRICK.....	1490
<i>Isak Edo Vivancos, Sayeh Sharify, Milos Nikolic, Ciaran Bannon, Mostafa Mahmoud, Alberto Delmás Lascorz, Andreas Moshovos</i>	
LATE BREAKING RESULTS: AUTOMATIC ADAPTIVE MOM CAPACITOR CELL GENERATION FOR ANALOG AND MIXED-SIGNAL LAYOUT DESIGN	1492
<i>Tzu-Wei Wang, Po-Chang Wu, Mark Po-Hung Lin</i>	
LATE BREAKING RESULTS: FRIENDS - FINDING RELATED INTERESTING EVENTS VIA NEIGHBOR DETECTION	1494
<i>Raviv Gal, Haim Kermany, Alexander Ivrii, Ziv Nevo, Avi Ziv</i>	
LATE BREAKING RESULTS: AUTOMATED HARDWARE GENERATION OF CNN MODELS ON FPGAS	1496
<i>Danielle Tchuinkou Kwadjo, Christophe Bobda</i>	

Author Index