2020 20th International Symposium on Computer Architecture and Digital Systems (CADS 2020)

Rasht, Iran 19-20 August 2020



IEEE Catalog Number: ISBN: CFP2036J-POD 978-1-7281-8112-7

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP2036J-POD
ISBN (Print-On-Demand):	978-1-7281-8112-7
ISBN (Online):	978-1-7281-8111-0
ISSN:	2325-9361

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

CADS 2020

20th International Symposium on Computer Architecture and Digital Systems

Conference Organization

Computer Architecture, Memory Systems & Parallel Computing (Session 1) Session Chairs: Professor Hamid Sarbazi-azad and Dr. Pejman Lotfi-Kamran

The impact of scheduling gangs with the shortest execution time on gang scheduling performance......15 *Maryam Sadat Mastoori and Hadi Shahriar Shahhoseini*

Computer Arithmetic and Approximate Computing (session 2)

Session Chair: Professor M. Saheb-zamani

Power-efficient, high-PSNR approximate full adder applied in error-resilient computations based on
CNTFETs
Seyed Erfan Fatemieh and Mohammad Reza Reshadinezhad

The IEEE 754-2019 Compatibility of the Binary Coded Chiliad (BCC) Encoding
A Scalable QCA Clocking Mechanism for Efficient Full Utilization of Majority Gates
Hardware Security & Cryptography (Session 3) Session Chair: Professor Hossein Asadi
CMOS Arbiter Physical Unclonable Function with Selecting Modules
Lightweight and DPA-Resistant Post-Quantum Cryptoprocessor based on Binary Ring-LWE
Web Poster Session Chair: Dr. HamidReza Ahmadifar
Real Vulnerabilities in Partial Reconfigurable Design Cycles; Case Study for Implementation of Hardware Security Modules
Model-Based Design of A Real-time Context-Aware Speech Enhancement System on an FPGA-SoC54 Alireza Azadi, Seyed-Hosein Attarzadeh-Niaki and Yasser Shekofteh
Protecting the FPGA IPs against Higher-order Side Channel Attacks using Dynamic Partial Reconfiguration
Author Index