

2020 24th International Symposium on VLSI Design and Test (VDATE 2020)

**Bhubaneswar, India
23 – 25 July 2020**



**IEEE Catalog Number: CFP2072Y-POD
ISBN: 978-1-7281-9370-0**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2072Y-POD
ISBN (Print-On-Demand):	978-1-7281-9370-0
ISBN (Online):	978-1-7281-9369-4

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SUPPRESSION OF AMBIPOLAR CURRENT IN TUNNEL FIELD-EFFECT TRANSISTOR USING FIELD-PLATE.....	1
<i>Subhadip Poria, Shelly Garg, Sneh Saurabh</i>	
REINFORCEMENT LEARNING BASED DROPLET ROUTING ALGORITHM FOR DIGITAL MICROFLUIDIC BIOCHIPS	7
<i>Kolluri Rajesh, Anand Tirkey, Anirban Sarkar, Sumanta Pyne</i>	
CORDIC BASED IMPLEMENTATION OF THE SOFTMAX ACTIVATION FUNCTION	13
<i>Aishwarya Kagalkar, S. Raghuram</i>	
DESIGN AND IMPLEMENTATION OF CHAOTIC NONDETERMINISTIC RANDOM SEED-BASED HYBRID TRUE RANDOM NUMBER GENERATOR.....	17
<i>Mandakini Kadam, Saroja V. Siddamal, Shripadraj Annigeri</i>	
MODELLING THE SPIKING BEHAVIOUR OF GANGLION CELLS	22
<i>Anand Verma, Rutwik Pandit, Sushrut Thakur, Ameya Mungekar, Payal Shah, S. S. Rathod</i>	
DESIGN, THREAT ANALYSIS AND COUNTERMEASURE FOR A CACHE PERFORMANCE AFFECTING HARDWARE TROJAN.....	28
<i>Suvadip Hazra, Boppudi Avinash, Mamata Dalui</i>	
AN ADAPTIVE DIGITALLY TUNED FLASH-BASED LDO WITH REDUCED HARDWARE FOR SENSOR NODES IN WBAN	34
<i>Jitumani Sarma, Shatadal Chatterjee, Rakesh Biswas, Sounak Roy</i>	
DESIGN & BENCHMARK OF SINGLE BIT & MULTI BIT SEQUENTIAL ELEMENTS IN 65NM FOR LOW STANDBY POWER CONSUMPTION	40
<i>Shashank Neeraj Dwivedi, Ashish Kumar Seth, Anuj Grover</i>	
APPROXIMATE TESTING OF DIGITAL VLSI CIRCUITS USING ERROR SIGNIFICANCE BASED FAULT ANALYSIS	46
<i>Sisir Kumar Jena, Santosh Biswas, Jatindra Kumar Deka</i>	
DESIGN AND ANALYSIS OF SECURE ONE-WAY FUNCTIONS FOR THE PROTECTION OF SYMMETRIC KEY CRYPTOSYSTEMS	52
<i>Surbhi Chhabra, Vishakha Dhanwani, Vikas Kumar Dhaka, Kusum Lata</i>	
ULTRASENSITIVE MULTI-ARM-MICROCANTILEVER-BASED PIEZORESISTIVE SENSOR FOR BIOMEMS APPLICATION	58
<i>Dinesh Rotake, Anand Darji, Jitendra Singh</i>	
A LIGHTWEIGHT VLSI ARCHITECTURE FOR RECTANGLE CIPHER AND ITS IMPLEMENTATION ON AN FPGA.....	64
<i>Jai Gopal Pandey, Ayush Laddha, Sashwat Deb Samaddar</i>	
AUTOMATIC INVERSE OPERATION DETECTION AND ITS IMPACT IN HIGH-LEVEL SYNTHESIS	70
<i>Pankaj Kumar Kalita, Ramanuj Chouksey, Chandan Karfa</i>	
A HIGHLY STABLE AND ROBUST 7T SRAM CELL USING MEMRISTOR	74
<i>Sahan Panguluru, Jai Gopal Pandey</i>	

EVALUATION OF FACE RECOGNITION SCHEMES FOR LOW-COMPUTATION IOT SYSTEM DESIGN.....	78
<i>Jayanta Paul, Rajat S Bhowmick, Riom Sen, Dwaipayan Ray, Suman S Manjhi, Soumya Sen, Biplab K Sikdar</i>	
3D-NOCNN: NOC BASED CLUSTERED ARCHITECTURE FOR NEURAL NETWORKS	84
<i>Aneek Jash, Ayut Ghosh, Naif Noyel, Ramapati Patra, Hemanta Kumar Mondal</i>	
RECONFIGURABLE HARDWARE DESIGN FOR POLYNOMIAL GALOIS FIELD ARITHMETIC OPERATIONS.....	88
<i>Hariveer Inumarty, Mohamed Asan Basiri M.</i>	
DESIGN AND ANALYSIS OF ULTRA-LOW POWER ADIABATIC COMPUTATIONAL SUBSYSTEM BASED ON SYMMETRIC STACKING	93
<i>Palakurthi Ravali, Purbasha Panda, Madhav Rao</i>	
DESIGN OF A THRESHOLD VOLTAGE INSENSITIVE 3T1C PIXEL CIRCUIT USING A-IGZO TFT FOR AMOLED DISPLAYS.....	99
<i>Aryamick Singh, Kavindra Kandpal</i>	
A 0.9V 64MB 6T SRAM CELL WITH READ AND WRITE ASSIST SCHEMES IN 65NM LSTP TECHNOLOGY	104
<i>Aparna Mishra, Anuj Grover</i>	
AN 8T TG-DTMOS BASED SUBTHRESHOLD SRAM CELL WITH IMPROVED WRITE ABILITY AND ACCESS TIMES	108
<i>Ankush Chunn, Akshay Agrawal, Alok Naugarhiya</i>	
CSD OPTIMIZED DWT FILTER FOR ECG DENOISING	114
<i>Gayatri Saripalli, Priyank H. Prajapati, Anand D. Darji</i>	
AN 18 MV OFFSET, 193 PS SENSING DELAY, AND LOW STATIC CURRENT SENSE AMPLIFIER FOR SRAM.....	120
<i>Pallab Pran Dutta, B Arun Mohan, Saroj Mondal</i>	
HARDWARE IMPLEMENTATION OF HYPERBOLIC TANGENT ACTIVATION FUNCTION FOR FLOATING POINT FORMATS.....	124
<i>T. K. R Arvind, Marcel Brand, Christian Heidorn, Srinivas Boppu, Frank Hannig, Jürgen Teich</i>	
OPTO-RADIO NOISE BASED TRUE RANDOM NUMBER GENERATOR.....	130
<i>Dhirendra Kumar, Chaitanya Dnyaneshwar Jadhav, Prasanna Kumar Misra, Manish Goswami</i>	
CHAOTIC RING OSCILLATOR BASED TRUE RANDOM NUMBER GENERATOR IMPLEMENTATIONS IN FPGA.....	135
<i>Ajish Zacharias, C. G. Gisha, Bijoy A. Jose</i>	
A LOW POWER ANALOG-TO-INFORMATION CONVERTER FOR WIRELESS RECEIVERS	141
<i>Soumya Sambit Rath, Debiprasad Priyabrata Acharya</i>	
CLASSIFICATION BASED SCHEDULING IN HETEROGENEOUS ISA ARCHITECTURES	147
<i>Nirmal Kumar Boran, Dinesh Kumar Yadav, Rishabh Iyer</i>	
PRESENT CRYPTO-CORE AS CLOSELY-COUPLED COPROCESSOR FOR EFFICIENT EMBEDDED SOCS	153
<i>Rajul Bansal</i>	

HARDWARE ACCELERATOR: IMPLEMENTATION OF CNN ON FPGA FOR DIGIT RECOGNITION.....	159
<i>Onkar Choudhari, Marisha Chopade, Sourabh Chopde, Swarali Dabhadkar, V Ingale</i>	
VIRTUAL DROPLET ROUTING ALGORITHM FOR DIGITAL MICROFLUIDIC BIOCHIPS	165
<i>Vivek Jaluka, Kolluri Rajesh, Sumanta Pyne</i>	
A NEW HARDWARE TROJAN DETECTION TECHNIQUE USING CLASS WEIGHTED XGBOOST CLASSIFIER.....	171
<i>Richa Sharma, Nitya Kritin Valivati, G. K. Sharma, Manisha Pattanaik</i>	
A NOVEL DROPLET ROUTING ALGORITHM WITH BEHAVIORAL PERFORMANCES IN HEXAGONAL ELECTRODE BASED DMFB.....	177
<i>Amartya Dutta, Riya Majumder, Debasis Dhal, Rajat Kumar Pal</i>	
DESIGN OF TRANSCEIVER AT 865–867 MHZ BAND USING UMC 180 NM CMOS TECHNOLOGY	183
<i>Jai Shankar Kumar, Babli Kumari, Prashant Kumar, Ankita Verma, Pritesh Kumar Yadav, Sunanda Ambulker, Manish Goswami, Prasanna Kumar Misra</i>	
FPGA BASED COMPRESSIVE SENSING FRAMEWORK FOR VIDEO COMPRESSION ON EDGE DEVICES	188
<i>Abin Bassam Ayub, Pallab Kumar Nath, Venkat Rangan, Chetan Singh Thakur</i>	
SIDE CHANNEL LEAKAGE ASSESSMENT STRATEGY ON ATTACK RESISTANT AES ARCHITECTURES	193
<i>Shabbir Darbar, J. Mervin, David Selvakumar</i>	
DIGITAL ARCHITECTURE FOR INSTANTANEOUS V/UV/S CLASSIFICATION OF NOISE FREE SPEECH SEGMENTS	199
<i>Nettimi Satya Sai Srinivas, Nagarajan Sujan, Lakshmi Sutha Kumar, Malaya Kumar Nath, Aniruddha Kanhe</i>	
A RISC-V ISA COMPATIBLE PROCESSOR IP	205
<i>Akshay Birari, Piyush Birla, Kuruvilla Varghese, Amrutur Bharadwaj</i>	
ANALYSIS OF TRANSIENT NEGATIVE CAPACITANCE CHARACTERISTICS FOR STABILIZATION AND AMPLIFICATION	211
<i>Nitanshu Chauhan, Govind Bajpai, Shashank Banchhor, Navjeet Bagga</i>	
ENERGY EFFICIENT 9T SRAM WITH R/W MARGIN ENHANCED FOR BEYOND VON-NEUMANN COMPUTATION.....	216
<i>Anil Kumar Rajput, Manisha Pattanaik</i>	
DYNRP- NON-INTRUSIVE PROFILER FOR DYNAMIC RECONFIGURABILITY.....	220
<i>Manpreet Kaur Jaswal, Subir Kumar Roy</i>	
DESIGN OF A TWO-STEP LOW-POWER AND HIGH-SPEED CMOS FLASH ADC ARCHITECTURE.....	226
<i>Sumit Kumar, Ch. Nagesh</i>	
HIGH PERFORMANCE OPERATIONAL AMPLIFIER WITH 90DB GAIN IN SCL 180NM TECHNOLOGY	232
<i>Surya Padma, Sounak Das, Subhajit Sen, Chetan D Parikh</i>	
A PROACTIVE WASH DROPLET ROUTING FOR DIGITAL MICROFLUIDICS BIOCHIP	237
<i>Jyotiranjana Swain, Rajesh Kolluri, Sumanta Pyne</i>	

COMPARATIVE ANALYSIS AND IMPLEMENTATION OF SINGLE-ENDED SENSE AMPLIFIER SCHEMES USING 65NM LSTP CMOS TECHNOLOGY	241
<i>Vaibhav Verma, Fiza Akhtar, Anuj Grover</i>	
NOVEL METHOD FOR VERIFICATION AND PERFORMANCE EVALUATION OF A NON-BLOCKING LEVEL-1 INSTRUCTION CACHE DESIGNED FOR OUT-OF-ORDER RISC-V SUPERSCALER PROCESSOR ON FPGA.....	247
<i>Vivian Desalphine, Somya Dashora, Laxita Mali, K. Suhas, Aneesh Raveendran, David Selvakumar</i>	
A 0.47V-1.17V 32KB TIMING SPECULATIVE SRAM IN 28NM HKMG CMOS	251
<i>Mishal Kumar, Anuj Grover, Vivek Dikshit, Varshita Gupta</i>	
CUSTOM-IP FOR GRADIENT DESCENT OPTIMIZATION BASED ON HARDWARE/SOFTWARE CO-DESIGN PARADIGM.....	256
<i>B B Shabarinath, P. Muralidhar</i>	
ARTIFICIAL NEURAL NETWORK MODEL FOR DESIGN OPTIMIZATION OF 2-STAGE OP-AMP	262
<i>M. V. Harsha, B. P. Harish</i>	
FAULT-TOLERANT ROUTING ALGORITHM FOR MESH BASED NOC USING REINFORCEMENT LEARNING	267
<i>Jagadheesh Samala, Harshvardhan Takawale, Yash Chokhani, P. Veda Bhanu, Soumya J.</i>	
SCALABLE VLSI ARCHITECTURE FOR HADAMARD TRANSFORMS OF HEVC/H.265 VIDEO CODING STANDARD	273
<i>Karam Singh, Shaik Rafi Ahamed</i>	
KARNA FOR A TRUSTABLE HARDWARE	278
<i>Sree Ranjani Rajendran</i>	
A DECIMAL MULTIPLIER WITH IMPROVED SPEED USING SEMI-PARALLEL ITERATIVE APPROACH.....	282
<i>M. N. Spoorthi, Subir K. Roy</i>	
POST SYNTHESIS-OPTIMIZATION OF REVERSIBLE CIRCUIT USING TEMPLATE MATCHING	288
<i>Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman</i>	
TWIN-COUPLED SENSE AMPLIFIER TO IMPROVE MARGIN IN 1T-1MTJ BASED MRAM ARRAY	292
<i>Kanika Monga, Lakshaya Maheshwari, Nitin Chaturvedi, S. Gurunarayanan</i>	
A 10-BIT 500 MSPS SEGMENTED CS-DAC OF > 77 DB SFDR UPTO THE NYQUIST WITH HEXA-DECAL BIASING	296
<i>Smrutilekha Samanta, Santanu Sarkar</i>	
EXPLORING HARD TO DETECT SEQUENTIAL HARDWARE TROJANS.....	300
<i>Nilanjana Das, Joy Halder, Baisakhi Das, Biplab K Sikdar</i>	
REARM: A RECONFIGURABLE APPROXIMATE ROUNDING-BASED MULTIPLIER FOR IMAGE PROCESSING.....	306
<i>Rajat Bhattacharjya, Alish Kanani, Neeraj Goel</i>	

Author Index