2020 IEEE VLSI Device Circuit and System (VLSI DCS 2020)

Kolkata, India 18-19 July 2020



IEEE Catalog Number: CFP20T84-POD ISBN: 978-1-7281-1934-2

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20T84-POD

 ISBN (Print-On-Demand):
 978-1-7281-1934-2

 ISBN (Online):
 978-1-7281-1933-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

	Message from Chief Patron Message from Patron Message from Chief Guest Message from General Chair and Editor	ii iii iv v
1	Development of 14nm Tri-layered (s-Si/s-SiGe/s-Si) Channel DG- NanoFET	1-4
2	Kuleen Kumar, Rudra Sankar Dhar Synthesis and Characterization of Fe Doped CdS Quantum Dot Abhigyan Ganguly, Viranjay M. Srivastava	5-8
2	Significance of Different Buffer Layers in an SPR Multichannel Sensor	0 12
3	Jitendra Singh Tamang, Rudra Sankar Dhar	9-13
4	Design of Low Phase-Noise LC- VCO at 2.5 GHz by Body-Bias Technique using CMOS 180 nm Technology	14-17
	Shrabanti Das, Swarup Dandapat, Sayan Chatterjee	
5	TCAD Based Optimization of SJ Infrared Solar Cell for an Efficient Thermo-Photovoltaic Application Dickson Warepam, Kholee Phimu, Khomdram Jolson Singh, Rudra Sankar Dhar	18-22
6	Design and Implementation of Eye Pupil Movement Based PIN Authentication System Indrajit Das, Ria Das, Shalini Singh, Amogh Banerjee, Md. Golam Mohiuddin, Avirup Chowdhury	23-28
7	Impact of Temperature on Circuit Performances of Junctionless MOSFET in Sub- threshold Regime Adrija Mukherjee, Baishali Ray, Debankan Das, Shaon Bhattacharyya, Papiya Debnath, Manash Chanda	29-33
8	Investigation of Comparator Architecture in 32nm Silicon-On-Insulator (SOI) Technology	34-37
9	Mainakh Mukherjee, Hitartha Saha, Swarnil Roy Performance Analysis of a Novel Hetero-material InAs/GaAs Junctionless TFET	38-41
-	Samriti Sharma, Rishu Chaujar	20 11
	Computing Cut-off Wavelengths from Dispersion Characteristics for 2D Triangular Photonic Crystal based Superlens	
10	Moumita Banerjee, Pampa Debnath, Arpan Deyasi	42-45

Normal Incidence	46-49
Nabanita Pramanik, Arpan Deyasi, Angsuman Sarkar	
Differential Evolution Algorithm Based Energy Management of Residential Microgrid under Appliance Scheduling DSM	50-55
Pritam Chandra, Aditya Das, Chitresh Das, Aritra Naskar, Biswarup Ganguly, Subho Paul	20 22
Improved Loss Characteristic in 1-bit RF MEMS Switch Owing to Lower Dielectric Constant	56-59
Pampa Debnath, Arpan Deyasi, Ujjwal Mondal, Angsuman Sarkar	30-39
TCAD Analysis and Modelling of Gate-Stack Gate All Around Junctionless Silicon NWFET based Bio-Sensor for Biomedical Application	60-65
Mekonnen Getnet Yirak and Rishu Chaujar	
Investigation on Quadruple Gate FinFET Structure in Absence of All the Corner Metal Gate Regions	66-69
Ho Le Minh Toan , Sruti Suvadarsini Singh	
Intellectual Completion Tracking System Micro-Architecture for Advanced NoC Designs	70-73
Sudeep P, Naveen Kanumuri, Sreenath Ak and Sateesh Vadlamuri	
Comparative Study of Doublet OTA Circuit Topologies Operating in Weak Inversion Mode for Low Power Analog IC Applications	74-78
Rishov Aditya, Saheli Sarkhel, Soumya Pandit	
Analytical Modeling of Asymmetric Junctionless DMDG MOSFET for Suppressing Short Channel Effects	79-83
Arighna Basak, Angsuman Sarkar	
A Non-Invasive Approach for Fetal Arrhythmia Detection and Classification from ECG Signals	84-88
Biswarup Ganguly, Anirbed Das, Avishek Ghosal, Debanjan Das, Debanjan Chatterjee, Debmalya Rakshit, Epsita Das	04-00
EEG Based Mental Arithmetic Task Classification Using a Stacked Long Short Term Memory Network for Brain- Computer Interfacing	89-94
Biswarup Ganguly, Arpan Chatterjee, Waqar Mehdi, Soumyadip Sharma, Soumyadeep Garai	/-
Mathematical Modelling of Drain Current Enhancement in High-k FD MOSFET	95-98
Aditi Pandey, Abhirupa Saha, Koushik Ghosh, Sandip Bhattacharya, Judhajit Sanyal	

22	Advantages of Charge Plasma Based Double Gate Junction-less MOSFET over Bulk MOSFET for Label Free Biosensing	99-104
	Amit Bhattacharyya, Adrija Mukherjee, Manash Chanda, Debashis De	
23	Ultra Low-voltage, Low-power Fourth-order Butterworth LPF for ECG Signal Processing	105-108
	Hanumantha Rao G., Sreenivasulu P., Rekha S., M.S. Bhat.	
24	Low Power Quaternary Adder using CNFET	109-114
	Anurag Chauhan, Lokesh Mahor, Piyush Tiwari	
25	Spectral Tuning of Gold Nanoparticles Embedded in Dielectric by Changing Anisotropy and Interparticle Interaction: A Mathematical Correlation between the Shape and Interaction	115-118
	Jayanta Kumar Majhi	
26	Analysis of all optical Dual control Dual SOA TOAD based 2's Complement generator	119-123
	Kajal Maji, Kousik Mukherjee, Mrinal Kanti Mandal	
27	Automatic Generation Control in Restructured Power System with Capacitive Energy Storage and Communication Delay Based Cascaded Controller	124-128
	Prasun Sanki, Mousumi Basu, Partha Sarathi Pal	
20	Multi-Stage-Multi-Iterative Optimization Algorithm for Design Optimization of Multi-Quantum Well Terahertz IMPATT Sources	129-133
28	Sudip Chakraborty, Aritra Acharyya, Arindam Biswas, Anjan Kumar Kundu	
29	Stepped Gate Profiles over DRE TFET: A Proposal to Improve Off-State Breakdown Voltage	134-137
29	Upasana, Manoj Saxena, Mridula Gupta	134-137
	Correlation between I-V and bonding network of Fe3O4/rGO nanocomposite	
30	Naorem Aruna Devi, Sumitra Nongthombam, Sayantan Sinha, Rabina Bhujel, Sadhna Rai, Wahengbam Ishwarchand Singh, Bibhu Prasad Swain	138-141
31	Three Input NAND gate using Semiconductor Optical Amplifier	142-145
	K. Mukherjee, A. Raja	
	An Evolutionary Approach Based Optimization of Small Signal Parameters for GSDG MOSFET	
32	Dibyendu Chowdhury, Bishnu Prasad De, Kanchan Baran Maji, Rajib Kar, Durbadal Mandal	146-149
	Conduction Mechanism of Polyaniline/Reduced Graphene Oxide/Ag2O Nanocomposite	
33	Sayantan Sinha, Sumitra Nongthombam, N. Aruna Devi, Sadhna Rai, Rabina Bhujel, Ishwarchand Singh, Arindam Biswas, Bibhu P. Swain	150-153

Impact of Graded Back-Barrier on Linearity of Recessed Gate InAIN/GaN HEMT	154-158
Megha Sharma, Rishu Chaujar	134-136
megna Snarma, Risna Chaajar	
The Effect of Gate Stack and High-κ Spacer on Device Performance of a Junctionless GAA FinFET	159-163
Bhavya Kumar, Ajay Kumar, Rishu Chaujar	10, 100
Determination of Structural, Electronic, Optical and Mechanical Properties of Brookite FiO2 Using Various Exchange-Correlation	164-170
Neerja Dharmale, S. Chaudhury, Chandan Kumar Pandey, Rupesh Mahamune	
Charge transfer mechanism of Gallium Nitrite/Reduced Graphene Oxide (GaN/rGO) Nanocomposite.	
Sumitra Nongthombam, Sayantan Sinha, Naorem Aruna Devi, Sadhna Rai, Rabina Bhujel, W. Ishwarchand Singh, Bibhu Prasad Swain.	171-175
Analysis of all-optical XNOR gate in SOA based tree-net architecture	176-180
Ashif Raja, Kousik Mukherjee, Jitendra Nath Roy	
Low-power and Area Efficient Approximate Multiplier with Reduced Partial Products	181-186
Mukesh Kumar Sukla, Kabiraj Sethi, Ajit Kumar Panda	
Analytical Modeling for Parasitics in a Triple Gate MOSFET Device	187-192
Ria Bose, J. N. Roy	
Comparative Study between Silica gel- Aluminium & Crystalline silica – Aluminium Composites Developed through P/M Route	193-197
Sourav Debnath, Akshay Kumar Pramanick	
Secured MPFAL Logic for IoT Applications	
Srilakshmi Kaza, Venkata N Tilak Alapati, Srinivasa Rao Kunupalli, Syamala Yarlagadda	198-202
Analytical Model and Simulation Based Analysis of a Doped Si DG TFET Exhibiting Lower Subthreshold Slope	203-209
Supratim Subhra Das	
High Speed Buried Channel In0.53Ga0.47As/InP MOSFET with Corner Spacer for Low Power Applications	
Soumya S. Mohanty, Sikha Mishra, Meryleen Mohapatra, Guru Prasad Mishra	210-213

45	Sub-threshold Performance Analysis of Multi-Layered Trapezoidal Trench Gate Silicon on Nothing MOSFET for Low Power Applications	214-218
	Sikha Mishra, Soumya S Mohanty, Guru Prasad Mishra	
	Chaotic Advection using Universal Motor Drive	
46	Aniruddha Pal, Arpan Saha, Akash Maity, Sumit Dutta, Bagish Kundu, Pritam Mukherjee, Ranjan Bhattacharyya and Susmita Adhikary	219-224
47	FPGA Implementation of Symmetric Systolic FIR Filter using Multi-channel Technique	225-228
	Debarshi Datta, Sahil Akhtar, Himadri Sekhar Dutta	
48	Study of Device Performance of Dual Metal Gate Silicon on Insulator MOSFET Adopting Various Dielctric Material in Gate Oxide	229-233
	Anjan Paul, Piyali Saha, Tiya Dey Malakar	
40	Fuzzy PID Controlled DSTATCOM for Deliveing Quality Power	
49	Epsita Das, Swaraj Basak, Swarnabha Sarkar, Biswarup Ganguly, Ambarnath Banerji, Sujit K. Biswas	234-239
50	Computing Overlapping Signal Influence on Gain Characteristics of EDFA	240-243
	Arpan Deyasi, Pampa Debnath, Soumen Santra	
51	Design of Inline Coaxial Probe to RGW Transition in Ku and K Band	244-247
	Pampa Debnath, Arpan Deyasi, Ujjwal Mondal	
52	Far Field Profile Estimation in Mono Mode Step Index Optical Fiber with Kerr Type Nonlinearity by a Simple Technique	248-252
	Kushal Roy, Angshuman Majumdar, Sankar Gangopadhyay	
53	Kerr Nonlinearity Effect on Dimensionless Scalar and Vector Propagation Constants of Single-Mode Graded Index Fiber: Estimation by a Simple but Accurate Method	253-257
	Tilak Mukherjee, Angshuman Majumdar, Sankar Gangopadhyay	
54	Gate Engineered GAA Silicon-Nanowire MOSFET for High Switching Performance.	258-262
	Neha Gupta, Ajay Kumar, Rishu Chaujar, Madan Tripathi and Bhavya Kumar.	
55	Design of Modified Grounded Microstrip Antenna for Dual Band operation in Wireless Communication	263-266
	Avisankar Roy, Surajit Mukherjee, Sunandan Bhunia	
	Effect of Channel Doping and Fin Shapes on Performance of Junctionless bulk FinFET	
56	Kalyan Biswas, Angsuman Sarkar, Arghyadeep Sarkar	267-270

57	Multi Input Single Output using Operational Transresistance Amplifier as First Order Filter	271-274
	Khushi Banerjee, Prasit Kumar Bnadopadhyaya, Bishal Sarkar, Arindam Biswas	
5 0	Attenuation Modelling and Machine Learning Based SNR Estimation for 5G Indoor Link	477.47 0
58	Md Anoarul Islam, Manabendra Maiti, Quazi Md. Alfred, Pradip Kumar Ghosh, Judhajit Sanyal	275-278
59	A CAD Approach for Accurate Decap Estimation and Allocation for Supply Noise Reduction in SoC	279-282
	Partha Mitra, Prerna Alok, Angsuman Sarkar	
60	Design and implementation on EMBA Authentication models	283-288
00	Indrajit Das, Shalini Singh, Ria Das, Saptarshi Biswas, Sanjoy Roy, Sonali Gupta	
<i>(</i> 1	FPGA Implementation of WRVFLN for Classification	200 202
61	Susanta Kumar Rout, Mrutyunjaya Sahani, Bhanja Kishor Swain, and Pradyut Kumar Biswal	289-293
62	Estimation of Power and Delay of CMOS Phase Detector and Phase-Frequency Detector using nano Dimensional MOS Transistor	294-298
02	Aman Kumar Shaw Halwai, Ratul Adhikary, Mainak Chakraborty, Rahul Shaw, Abhijit Sadhu,Debashis De, Surajit Bari	
(2	FPGA-Based Digital Down Converter for GSM Application	200 202
63	Debarshi Datta, Partha Mitra, Himadri Sekhar Dutta	299-303
	Design of 3:2 Compressor Using Quantum Dot Cellular Automata	204 200
64	Bikash Debnath, Jadav Chandra Das, Debashis De	304-308
	A Low-Power gm-C Filter for Neural Signal Conditioning	309-312
65	Preeti Sharma, Kulbhushan Sharma, Jaya Madan, Rahul Pandey, H. S. Jatana and Rajnish Sharma	
	Current Reference circuit operable at Low voltages using Composite MOS Triode Resistor	
66	Kulbhushan Sharma, Rahul Kumar Tripathi, H.S. Jatana, Rahul Pandey, Jaya Madan, Preeti Sharma and Rajnish Sharma	313-316
67	UHF RFID Spectrum Detection Threshold of the Secondary User for CSI Certainty	317-321
	Aritra De, Tirthankar Datta	
68	Realization of Built-In Self-Test (BIST) enabled memory (RAM) using VHDL and Implementation in Spartan6 FPGA board	322-326
	Tapas Tewary, Shanu Dey, Supratim Roy	
	Performance Analysis of FinFETs with Strained-Si Fin on Strain-Relaxed Buffer	
69	J. Jena, T. P. Dash, E. Mohaptra, S. Das, J. Nanda, C. K. Maiti	327-330

Performance analysis of sub-10nm vertically stacked gate-all-around FETs	331-334
E. Mohapatra, T. P. Dash, J.Jena, S. Das, C. K. Maiti	331 334
Design of Area Optimized Arithmetic and Logical Unit for Microcontroller	335-339
Amrut Anilrao Purohit, Mohammed Riyaz Ahmed,R. Venkata Siva Reddy	333-339
Harmonic Compensation for Nonlinear Loads Fed by Grid Connected Solar Inverters Using Active Power Filters	340-345
Sumedha Mukherjee, Suryani Mazumder, Dr. Susmita Adhikary	
First-principle study of spin transport in GaAs-Adenine-GaAs semi-conductor tunnel junction	346-350
Debarati Dey, Pradipta Roy, Dr. Debashis De	
Design of Multiplexer Using Actin Quantum Cellular Automata	351-355
Biplab Das, Tapatosh Sadhu and Debashis De	
Double Gate p-n-p-n TFET with Hetero Oxide Dielectric and High-K Spacer Engineering	
Sudipta Ghosh,Prithviraj Pachal,Sourav Guha,Rahul Kumar, P. Venkateswaran,Subir Kumar Sarkar	356-360
Power Allocation in NOMA using Cournot Game Theory Aritra De, Tirthankar Datta	361-364
GPSO Hybrid Algorithm for Rectilinear Steiner Tree Optimization	267.260
Subhrapratim Nath, Sagnik Gupta, Saptarshi Biswas, Rupam Banerjee, Jamuna Kanta Sing, Subir Kumar Sarkar	365-369
Design of a Wideband differential RF-Amplifier using Indigenous 180nm digital CMOS Technology	370-373
Dibyajyoti Mukherjee, Vinit Kumar and Jolly Dhar	310-313
Evaluation of Selectivity and Sensitivity of Heterostructure Junction-Less DG-MOSFET Based Biosensor Considering Heating Effect	254 255
	374-377
Optimizing FANET Routing Using a Hybrid Approach of Firefly Algorithm and ACO-	
Subhrapratim Nath, Abhijit Paul, Rupam Banerjee, Swarnabja Bhaumik, Jamuna Kanta Sing, Subir Kumar Sarkar	378-383
Stability of Hybrid SET-CMOS based NOT gate Arnita Ghosh	384-387
Design and Analysis of Bulk and Junctionless MOSFET Based Circuits for Low Power Applications	388-392
Saurabh Halder, Rahul Paul, Sawrnil Roy	300-372
Performance Evaluation of a Double Gate Pentacene Organic FET using Simulation	
Study Ranita Halder, Angsuman Sarkar	393-396
	Design of Area Optimized Arithmetic and Logical Unit for Microcontroller Amrut Anilrao Purohit, Mohammed Riyaz Ahmed,R. Venkata Siva Reddy Harmonic Compensation for Nonlinear Loads Fed by Grid Connected Solar Inverters Using Active Power Filters Sumedha Mukherjee, Suryani Mazumder, Dr. Susmita Adhikary First-principle study of spin transport in GaAs-Adenine-GaAs semi-conductor tunnel junction Debarati Dey, Pradipta Roy, Dr. Debashis De Design of Multiplexer Using Actin Quantum Cellular Automata Biplab Das, Tapatosh Sadhu and Debashis De Double Gate p-n-p-n TFET with Hetero Oxide Dielectric and High-K Spacer Engineering Sudipta Ghosh, Prithviraj Pachal, Sourav Guha, Rahul Kumar, P. Venkateswaran, Subir Kumar Sarkar Power Allocation in NOMA using Cournot Game Theory Aritra De, Tirthankar Datta GPSO Hybrid Algorithm for Rectilinear Steiner Tree Optimization Subhrapratim Nath, Sagnik Gupta, Saptarshi Biswas, Rupam Banerjee, Jamuna Kanta Sing, Subir Kumar Sarkar Design of a Wideband differential RF-Amplifier using Indigenous 180nm digital CMOS Technology Dibyajyoti Mukherjee, Vinit Kumar and Jolly Dhar Evaluation of Selectivity and Sensitivity of Heterostructure Junction-Less DG-MOSFET Based Biosensor Considering Heating Effect Sourav Chakraborty, Dipanjan Sen, Savio Jay Sengupta, Swarnil Roy Optimizing FANET Routing Using a Hybrid Approach of Firefly Algorithm and ACO-Lévy Flight Subhrapratim Nath, Abhijit Paul, Rupam Banerjee, Swarnabja Bhaunik, Jamuna Kanta Sing, Subir Kumar Sarkar Stability of Hybrid SET-CMOS based NOT gate Arpita Ghosh Design and Analysis of Bulk and Junctionless MOSFET Based Circuits for Low Power Applications Saurabh Halder, Rahul Paul, Sawrnil Roy Performance Evaluation of a Double Gate Pentacene Organic FET using Simulation Study

84	Verilog Modeling of 24 Bit Stereo DAC Using Multibit SDM	397-402	
04	Saikat RoyChowdhury Sayantan Sen	371-402	
85	Intelligent Energy Management Systems for Optimal Techno-Commercial Benefit in DC Micro-grids: A review	403-408	
	Birendra Krishna Ghosh, Sawan Sen, Sandip Chanda		
86	Design and Analysis of Double Gate Tunnel Field Effect Transistor using Charged Plasma		
	Hemanga Banerjee, Kinjol Sarkar, Papiya Debnath, Manash Chanda, Swarnil Roy	409-413	
07	Analytical Drain Current Model for Super-Threshold region of Double Gate Tunnel FET	41.4.417	
87	Joy Chowdhury, Angsuman Sarkar and Kamalakanta Mahapatra	414-417	
	Automated System Design for the Identification of Sleep Disorder: Cross-correlation and		
88	SVM Based Approach Anadi Biswas, Saptarshi Chatterjee, Sugata Munshi	418-422	
	Performance Analysis of Hybrid Electro-Optic Architecture for Next Generation Network		
89	Annual a Dec Channal i Chalanharta Camial Chattain Callina Chan i Chan i Daoi	423-426	
	Ananda Roy, Shreyoshi Chakraborty, Sourish Chatterjee, Sudipta Samui, Chandi Pani Effect of Body Thickness on Device Performance of Graded Channel TMDG Stack Gate TFET		
90	Sudipta Ghosh, Supratim Kundu, Sourav Guha, Jui Ghosh, Prithviraj Pachal, Subir Kumar Sarkar	427-431	
91	A Novel Single-Component Fractional-Order Capacitor Based on Graphene Nanosheet/P(VDF) Composite: Synthesis and Analysis	432-435	
	Zaid Mohammad Shah, Farooq A. Khanday and Zahoor Ahmad Jhat		
	Electronic Properties of Fluorine Functionalized Germanene Nanoribbons		
92	Mubashir Ahmad Kharadi, Gul Faroz Ahmad Malik, Farooq Ahmad Khanday, Khurshed Ahmad Shah,	436-439	
93	Simulation of Triple Gate Spin Field-Effect Transistor and its Applications to Digital Logic	440-443	
	Gul Faroz Ahmad Malik, Mubashir Ahmad Kharadi, Farooq Ahmad Khanday, Nusrat Parveen	110 113	
94	Development of Aluminium Based Magnetic Composites & Study on Chemical Properties at Sea Water Environment	444-448	
	Sourav Debnath, Rajib Gupta, Akshay Kumar Pramanick		
	Design of High Performance Digital Divider		
95	Karan Kataria, Sunil Patel	449-454	
		- -	

Impact of Dopant variations on Junctionless Cylindrical Nanowire FETs	
Ankush Chattopadhyay, Ankita Pathak, Pritam Mukherjee	455-458
Stability Analysis of Electric Vehicle Integrated Microgrid for Power Frequency Balance	459-463
Prasun Sanki; Mousumi Basu, Partha Sarathi Pal Exploration of Stepped Recessed Gate Silicon-On-Nothing MOSFET for Enhancing Self Heating Effect	464-467
S. Mishra and S. S Mohanty	404-407
Design of Low Power & High Performance Multi Source H-Tree Clock Distribution Network Design of Low power & High Performance Multi Source H-Tree Clock Distribution Network	468-473
Srivatsa V G, Arunkumar P Chavan, Divakar Mourya	
15W Hybrid GaN Power Amplifier through Microstrip Radial Stub 4W GaN MMIC for X-band Radar Applicaions	474-478
Sriharsha Vardhan, Deepali Pathak, Manish Mendhe, Ashudeb Dutta	
A 2.5mW Low-Power Dual VCO Quantizer for ∑-Δ Modulator in 0.09μm CMOS	479-483
Arunkumar P Chavan, Sachin Manohar Ranasubhe, Rohit N, Dr. H V Ravish Aradhya	
Wide Input Range Differential Dual Band RF Energy Harvesting System for Battery-Less RFID Applications	484-488
Deepali Pathak, SriHarsha Vardhan G, Nagaveni Vamsi, Ashudeb Dutta	
Design of Telescopic OTA based 6th order Butterworth Low Pass Filter using 0.18μm CMOS Technology	489-493
Gaurav Bhargava and Shubhankar Majumdar	
Performance analysis of Ni3GeFe2 / Fe3GeTe2 composites as ferromagnetic layer in MTJ memory devices	494-499
Bibek Chettri, Bindiya Sharma, Abinash Thapa, Pronita Chettri and Bikash Sharma	474-477
Author Index	500-505