

# **2020 IEEE VLSI Device Circuit and System (VLSI DCS 2020)**

**Kolkata, India  
18-19 July 2020**



**IEEE Catalog Number: CFP20T84-POD  
ISBN: 978-1-7281-1934-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20T84-POD
ISBN (Print-On-Demand):	978-1-7281-1934-2
ISBN (Online):	978-1-7281-1933-5

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

	Message from Chief Patron	ii
	Message from Patron	iii
	Message from Chief Guest	iv
	Message from General Chair and Editor	v
1	<b>Development of 14nm Tri-layered (s-Si/s-SiGe/s-Si) Channel DG- NanoFET</b>	1-4
	<i>Kuleen Kumar, Rudra Sankar Dhar</i>	
2	<b>Synthesis and Characterization of Fe Doped CdS Quantum Dot</b>	5-8
	<i>Abhigyan Ganguly, Viranjay M. Srivastava</i>	
3	<b>Significance of Different Buffer Layers in an SPR Multichannel Sensor</b>	9-13
	<i>Jitendra Singh Tamang, Rudra Sankar Dhar</i>	
4	<b>Design of Low Phase-Noise LC- VCO at 2.5 GHz by Body-Bias Technique using CMOS 180 nm Technology</b>	14-17
	<i>Shrabanti Das, Swarup Dandapat, Sayan Chatterjee</i>	
5	<b>TCAD Based Optimization of SJ Infrared Solar Cell for an Efficient Thermo-Photovoltaic Application</b>	18-22
	<i>Dickson Warepam, Kholee Phimu, Khomdram Jolson Singh, Rudra Sankar Dhar</i>	
6	<b>Design and Implementation of Eye Pupil Movement Based PIN Authentication System</b>	23-28
	<i>Indrajit Das, Ria Das, Shalini Singh, Amogh Banerjee, Md. Golam Mohiuddin, Avirup Chowdhury</i>	
7	<b>Impact of Temperature on Circuit Performances of Junctionless MOSFET in Sub-threshold Regime</b>	29-33
	<i>Adrija Mukherjee, Baishali Ray, Debankan Das, Shaon Bhattacharyya, Papiya Debnath, Manash Chanda</i>	
8	<b>Investigation of Comparator Architecture in 32nm Silicon-On-Insulator (SOI) Technology</b>	34-37
	<i>Mainakh Mukherjee, Hitatha Saha, Swarnil Roy</i>	
9	<b>Performance Analysis of a Novel Hetero-material InAs/GaAs Junctionless TFET</b>	38-41
	<i>Samriti Sharma, Rishu Chaujar</i>	
10	<b>Computing Cut-off Wavelengths from Dispersion Characteristics for 2D Triangular Photonic Crystal based Superlens</b>	42-45
	<i>Moumita Banerjee, Pampa Debnath, Arpan Deyasi</i>	

11	<b>Design of Photonic Filter using Metamaterial based Defected Ternary Structure under Normal Incidence</b>	<b>46-49</b>
	<i>Nabanita Pramanik, Arpan Deyasi, Angsuman Sarkar</i>	
12	<b>Differential Evolution Algorithm Based Energy Management of Residential Microgrid under Appliance Scheduling DSM</b>	<b>50-55</b>
	<i>Pritam Chandra, Aditya Das, Chitresh Das, Aritra Naskar, Biswarup Ganguly, Subho Paul</i>	
13	<b>Improved Loss Characteristic in 1-bit RF MEMS Switch Owing to Lower Dielectric Constant</b>	<b>56-59</b>
	<i>Pampa Debnath, Arpan Deyasi, Ujjwal Mondal, Angsuman Sarkar</i>	
14	<b>TCAD Analysis and Modelling of Gate-Stack Gate All Around Junctionless Silicon NWFET based Bio-Sensor for Biomedical Application</b>	<b>60-65</b>
	<i>Mekonnen Getnet Yirak and Rishu Chaujar</i>	
15	<b>Investigation on Quadruple Gate FinFET Structure in Absence of All the Corner Metal Gate Regions</b>	<b>66-69</b>
	<i>Ho Le Minh Toan , Sruti Suvadarsini Singh</i>	
16	<b>Intellectual Completion Tracking System Micro-Architecture for Advanced NoC Designs</b>	<b>70-73</b>
	<i>Sudeep P, Naveen Kanumuri, Sreenath Ak and Sateesh Vadlamuri</i>	
17	<b>Comparative Study of Doublet OTA Circuit Topologies Operating in Weak Inversion Mode for Low Power Analog IC Applications</b>	<b>74-78</b>
	<i>Rishov Aditya, Saheli Sarkhel, Soumya Pandit</i>	
18	<b>Analytical Modeling of Asymmetric Junctionless DMDG MOSFET for Suppressing Short Channel Effects</b>	<b>79-83</b>
	<i>Arighna Basak, Angsuman Sarkar</i>	
19	<b>A Non-Invasive Approach for Fetal Arrhythmia Detection and Classification from ECG Signals</b>	<b>84-88</b>
	<i>Biswarup Ganguly, Anirbed Das, Avishek Ghosal, Debanjan Das, Debanjan Chatterjee, Debmalya Rakshit, Epsita Das</i>	
20	<b>EEG Based Mental Arithmetic Task Classification Using a Stacked Long Short Term Memory Network for Brain- Computer Interfacing</b>	<b>89-94</b>
	<i>Biswarup Ganguly, Arpan Chatterjee, Waqar Mehdi, Soumyadip Sharma, Soumyadeep Garai</i>	
21	<b>Mathematical Modelling of Drain Current Enhancement in High-k FD MOSFET</b>	<b>95-98</b>
	<i>Aditi Pandey, Abhirupa Saha, Koushik Ghosh, Sandip Bhattacharya, Judhajit Sanyal</i>	

22	<b>Advantages of Charge Plasma Based Double Gate Junction-less MOSFET over Bulk MOSFET for Label Free Biosensing</b>	<b>99-104</b>
	<i>Amit Bhattacharyya, Adrija Mukherjee, Manash Chanda, Debashis De</i>	
23	<b>Ultra Low-voltage, Low-power Fourth-order Butterworth LPF for ECG Signal Processing</b>	<b>105-108</b>
	<i>Hanumantha Rao G., Sreenivasulu P., Rekha S., M.S. Bhat.</i>	
24	<b>Low Power Quaternary Adder using CNFET</b>	<b>109-114</b>
	<i>Anurag Chauhan, Lokesh Mahor, Piyush Tiwari</i>	
25	<b>Spectral Tuning of Gold Nanoparticles Embedded in Dielectric by Changing Anisotropy and Interparticle Interaction: A Mathematical Correlation between the Shape and Interaction</b>	<b>115-118</b>
	<i>Jayanta Kumar Majhi</i>	
26	<b>Analysis of all optical Dual control Dual SOA TOAD based 2's Complement generator</b>	<b>119-123</b>
	<i>Kajal Maji, Kousik Mukherjee, Mrinal Kanti Mandal</i>	
27	<b>Automatic Generation Control in Restructured Power System with Capacitive Energy Storage and Communication Delay Based Cascaded Controller</b>	<b>124-128</b>
	<i>Prasun Sanki, Mousumi Basu, Partha Sarathi Pal</i>	
28	<b>Multi-Stage-Multi-Iterative Optimization Algorithm for Design Optimization of Multi-Quantum Well Terahertz IMPATT Sources</b>	<b>129-133</b>
	<i>Sudip Chakraborty, Aritra Acharyya, Arindam Biswas, Anjan Kumar Kundu</i>	
29	<b>Stepped Gate Profiles over DRE TFET: A Proposal to Improve Off-State Breakdown Voltage</b>	<b>134-137</b>
	<i>Upasana, Manoj Saxena, Mridula Gupta</i>	
30	<b>Correlation between I-V and bonding network of Fe<sub>3</sub>O<sub>4</sub>/rGO nanocomposite</b>	<b>138-141</b>
	<i>Naorem Aruna Devi, Sumitra Nongthombam, Sayantan Sinha, Rabina Bhujel, Sadhna Rai, Wahengbam Ishwarchand Singh, Bibhu Prasad Swain</i>	
31	<b>Three Input NAND gate using Semiconductor Optical Amplifier</b>	<b>142-145</b>
	<i>K. Mukherjee, A. Raja</i>	
32	<b>An Evolutionary Approach Based Optimization of Small Signal Parameters for GSDG MOSFET</b>	<b>146-149</b>
	<i>Dibyendu Chowdhury, Bishnu Prasad De, Kanchan Baran Maji, Rajib Kar, Durbadal Mandal</i>	
33	<b>Conduction Mechanism of Polyaniline/Reduced Graphene Oxide/Ag<sub>2</sub>O Nanocomposite</b>	<b>150-153</b>
	<i>Sayantan Sinha, Sumitra Nongthombam, N. Aruna Devi, Sadhna Rai, Rabina Bhujel, Ishwarchand Singh, Arindam Biswas, Bibhu P. Swain</i>	

34	<b>Impact of Graded Back-Barrier on Linearity of Recessed Gate InAlN/GaN HEMT</b>	154-158
	<i>Megha Sharma, Rishu Chaujar</i>	
35	<b>The Effect of Gate Stack and High-<math>\kappa</math> Spacer on Device Performance of a Junctionless GAA FinFET</b>	159-163
	<i>Bhavya Kumar, Ajay Kumar, Rishu Chaujar</i>	
36	<b>Determination of Structural, Electronic, Optical and Mechanical Properties of Brookite TiO<sub>2</sub> Using Various Exchange-Correlation</b>	164-170
	<i>Neerja Dharmale, S. Chaudhury, Chandan Kumar Pandey, Rupesh Mahamune</i>	
37	<b>Charge transfer mechanism of Gallium Nitrite/Reduced Graphene Oxide (GaN/rGO) Nanocomposite.</b>	171-175
	<i>Sumitra Nongthombam, Sayantan Sinha, Naorem Aruna Devi, Sadhna Rai, Rabina Bhujel, W. Ishwarchand Singh, Bibhu Prasad Swain.</i>	
38	<b>Analysis of all-optical XNOR gate in SOA based tree-net architecture</b>	176-180
	<i>Ashif Raja, Kousik Mukherjee, Jitendra Nath Roy</i>	
39	<b>Low-power and Area Efficient Approximate Multiplier with Reduced Partial Products</b>	181-186
	<i>Mukesh Kumar Sukla, Kabiraj Sethi, Ajit Kumar Panda</i>	
40	<b>Analytical Modeling for Parasitics in a Triple Gate MOSFET Device</b>	187-192
	<i>Ria Bose, J. N. Roy</i>	
41	<b>Comparative Study between Silica gel- Aluminium &amp; Crystalline silica – Aluminium Composites Developed through P/M Route</b>	193-197
	<i>Sourav Debnath, Akshay Kumar Pramanick</i>	
42	<b>Secured MPFAL Logic for IoT Applications</b>	198-202
	<i>Srilakshmi Kaza, Venkata N Tilak Alapati, Srinivasa Rao Kunupalli, Syamala Yarlalagadda</i>	
43	<b>Analytical Model and Simulation Based Analysis of a Doped Si DG TFET Exhibiting Lower Subthreshold Slope</b>	203-209
	<i>Supratim Subhra Das</i>	
44	<b>High Speed Buried Channel In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP MOSFET with Corner Spacer for Low Power Applications</b>	210-213
	<i>Soumya S. Mohanty, Sikha Mishra, Meryleen Mohapatra, Guru Prasad Mishra</i>	

45	<b>Sub-threshold Performance Analysis of Multi-Layered Trapezoidal Trench Gate Silicon on Nothing MOSFET for Low Power Applications</b>	214-218
	<i>Sikha Mishra, Soumya S Mohanty, Guru Prasad Mishra</i>	
46	<b>Chaotic Advection using Universal Motor Drive</b>	219-224
	<i>Aniruddha Pal, Arpan Saha, Akash Maity, Sumit Dutta, Bagish Kundu, Pritam Mukherjee, Ranjan Bhattacharyya and Susmita Adhikary</i>	
47	<b>FPGA Implementation of Symmetric Systolic FIR Filter using Multi-channel Technique</b>	225-228
	<i>Debarshi Datta, Sahil Akhtar, Himadri Sekhar Dutta</i>	
48	<b>Study of Device Performance of Dual Metal Gate Silicon on Insulator MOSFET Adopting Various Dielectric Material in Gate Oxide</b>	229-233
	<i>Anjan Paul, Piyali Saha, Tiya Dey Malakar</i>	
49	<b>Fuzzy PID Controlled DSTATCOM for Deliveing Quality Power</b>	234-239
	<i>Epsita Das, Swaraj Basak, Swarnabha Sarkar, Biswarup Ganguly, Ambarnath Banerji, Sujit K. Biswas</i>	
50	<b>Computing Overlapping Signal Influence on Gain Characteristics of EDFA</b>	240-243
	<i>Arpan Deyasi, Pampa Debnath, Soumen Santra</i>	
51	<b>Design of Inline Coaxial Probe to RGW Transition in Ku and K Band</b>	244-247
	<i>Pampa Debnath, Arpan Deyasi, Ujjwal Mondal</i>	
52	<b>Far Field Profile Estimation in Mono Mode Step Index Optical Fiber with Kerr Type Nonlinearity by a Simple Technique</b>	248-252
	<i>Kushal Roy, Angshuman Majumdar, Sankar Gangopadhyay</i>	
53	<b>Kerr Nonlinearity Effect on Dimensionless Scalar and Vector Propagation Constants of Single-Mode Graded Index Fiber: Estimation by a Simple but Accurate Method</b>	253-257
	<i>Tilak Mukherjee, Angshuman Majumdar, Sankar Gangopadhyay</i>	
54	<b>Gate Engineered GAA Silicon-Nanowire MOSFET for High Switching Performance.</b>	258-262
	<i>Neha Gupta, Ajay Kumar, Rishu Chaujar, Madan Tripathi and Bhavya Kumar.</i>	
55	<b>Design of Modified Grounded Microstrip Antenna for Dual Band operation in Wireless Communication</b>	263-266
	<i>Avisankar Roy, Surajit Mukherjee, Sunandan Bhunia</i>	
56	<b>Effect of Channel Doping and Fin Shapes on Performance of Junctionless bulk FinFET</b>	267-270
	<i>Kalyan Biswas, Angsuman Sarkar, Arghyadeep Sarkar</i>	

57	<b>Multi Input Single Output using Operational Transresistance Amplifier as First Order Filter</b> <i>Khushi Banerjee, Prasit Kumar Bnadopadhyaya, Bishal Sarkar, Arindam Biswas</i>	271-274
58	<b>Attenuation Modelling and Machine Learning Based SNR Estimation for 5G Indoor Link</b> <i>Md Anoarul Islam, Manabendra Maiti, Quazi Md. Alfred, Pradip Kumar Ghosh, Judhajit Sanyal</i>	275-278
59	<b>A CAD Approach for Accurate Decap Estimation and Allocation for Supply Noise Reduction in SoC</b> <i>Partha Mitra, Prerna Alok, Angsuman Sarkar</i>	279-282
60	<b>Design and implementation on EMBA Authentication models</b> <i>Indrajit Das, Shalini Singh, Ria Das, Saptarshi Biswas, Sanjoy Roy, Sonali Gupta</i>	283-288
61	<b>FPGA Implementation of WRVFLN for Classification</b> <i>Susanta Kumar Rout, Mrutyunjaya Sahani, Bhanja Kishor Swain, and Pradyut Kumar Biswal</i>	289-293
62	<b>Estimation of Power and Delay of CMOS Phase Detector and Phase-Frequency Detector using nano Dimensional MOS Transistor</b> <i>Aman Kumar Shaw Halwai, Ratul Adhikary, Mainak Chakraborty, Rahul Shaw, Abhijit Sadhu, Debashis De, Surajit Bari</i>	294-298
63	<b>FPGA-Based Digital Down Converter for GSM Application</b> <i>Debarshi Datta, Partha Mitra, Himadri Sekhar Dutta</i>	299-303
64	<b>Design of 3:2 Compressor Using Quantum Dot Cellular Automata</b> <i>Bikash Debnath, Jadav Chandra Das, Debashis De</i>	304-308
65	<b>A Low-Power gm-C Filter for Neural Signal Conditioning</b> <i>Preeti Sharma, Kulbhushan Sharma, Jaya Madan, Rahul Pandey, H. S. Jatana and Rajnish Sharma</i>	309-312
66	<b>Current Reference circuit operable at Low voltages using Composite MOS Triode Resistor</b> <i>Kulbhushan Sharma, Rahul Kumar Tripathi, H.S. Jatana, Rahul Pandey, Jaya Madan, Preeti Sharma and Rajnish Sharma</i>	313-316
67	<b>UHF RFID Spectrum Detection Threshold of the Secondary User for CSI Certainty</b> <i>Aritra De, Tirthankar Datta</i>	317-321
68	<b>Realization of Built-In Self-Test (BIST) enabled memory (RAM) using VHDL and Implemetation in Spartan6 FPGA board</b> <i>Tapas Tewary, Shanu Dey, Supratim Roy</i>	322-326
69	<b>Performance Analysis of FinFETs with Strained-Si Fin on Strain-Relaxed Buffer</b> <i>J. Jena, T. P. Dash, E. Mohaptra, S. Das, J. Nanda, C. K. Maiti</i>	327-330



70	<b>Performance analysis of sub-10nm vertically stacked gate-all-around FETs</b>	331-334
	<i>E. Mohapatra, T. P. Dash, J.Jena, S. Das, C. K. Maiti</i>	
71	<b>Design of Area Optimized Arithmetic and Logical Unit for Microcontroller</b>	335-339
	<i>Amrut Anilrao Purohit, Mohammed Riyaz Ahmed,R. Venkata Siva Reddy</i>	
72	<b>Harmonic Compensation for Nonlinear Loads Fed by Grid Connected Solar Inverters Using Active Power Filters</b>	340-345
	<i>Sumedha Mukherjee, Suryani Mazumder, Dr. Susmita Adhikary</i>	
73	<b>First-principle study of spin transport in GaAs-Adenine-GaAs semi-conductor tunnel junction</b>	346-350
	<i>Debarati Dey, Pradipta Roy, Dr. Debashis De</i>	
74	<b>Design of Multiplexer Using Actin Quantum Cellular Automata</b>	351-355
	<i>Biplab Das, Tapatosh Sadhu and Debashis De</i>	
75	<b>Double Gate p-n-p-n TFET with Hetero Oxide Dielectric and High-K Spacer Engineering</b>	356-360
	<i>Sudipta Ghosh,Prithviraj Pachal,Sourav Guha,Rahul Kumar, P. Venkateswaran,Subir Kumar Sarkar</i>	
76	<b>Power Allocation in NOMA using Cournot Game Theory</b>	361-364
	<i>Aritra De, Tirthankar Datta</i>	
77	<b>GPSO Hybrid Algorithm for Rectilinear Steiner Tree Optimization</b>	365-369
	<i>Subhrapratim Nath, Sagnik Gupta, Saptarshi Biswas, Rupam Banerjee, Jamuna Kanta Sing, Subir Kumar Sarkar</i>	
78	<b>Design of a Wideband differential RF-Amplifier using Indigenous 180nm digital CMOS Technology</b>	370-373
	<i>Dibyajyoti Mukherjee, Vinit Kumar and Jolly Dhar</i>	
79	<b>Evaluation of Selectivity and Sensitivity of Heterostructure Junction-Less DG-MOSFET Based Biosensor Considering Heating Effect</b>	374-377
	<i>Sourav Chakraborty, Dipanjan Sen, Savio Jay Sengupta, Swarnil Roy</i>	
80	<b>Optimizing FANET Routing Using a Hybrid Approach of Firefly Algorithm and ACO-Lévy Flight</b>	378-383
	<i>Subhrapratim Nath, Abhijit Paul, Rupam Banerjee, Swarnabja Bhaumik, Jamuna Kanta Sing, Subir Kumar Sarkar</i>	
81	<b>Stability of Hybrid SET-CMOS based NOT gate</b>	384-387
	<i>Arpita Ghosh</i>	
82	<b>Design and Analysis of Bulk and Junctionless MOSFET Based Circuits for Low Power Applications</b>	388-392
	<i>Saurabh Halder, Rahul Paul, Sawrnil Roy</i>	
83	<b>Performance Evaluation of a Double Gate Pentacene Organic FET using Simulation Study</b>	393-396
	<i>Ranita Halder, Angsuman Sarkar</i>	

84	<b>Verilog Modeling of 24 Bit Stereo DAC Using Multibit SDM</b> <i>Saikat RoyChowdhury Sayantan Sen</i>	397-402
85	<b>Intelligent Energy Management Systems for Optimal Techno-Commercial Benefit in DC Micro-grids: A review</b> <i>Birendra Krishna Ghosh, Sawan Sen, Sandip Chanda</i>	403-408
86	<b>Design and Analysis of Double Gate Tunnel Field Effect Transistor using Charged Plasma</b> <i>Hemanga Banerjee, Kinjol Sarkar, Papiya Debnath, Manash Chanda, Swarnil Roy</i>	409-413
87	<b>Analytical Drain Current Model for Super-Threshold region of Double Gate Tunnel FET</b> <i>Joy Chowdhury, Angsuman Sarkar and Kamalakanta Mahapatra</i>	414-417
88	<b>Automated System Design for the Identification of Sleep Disorder: Cross-correlation and SVM Based Approach</b> <i>Anadi Biswas, Saptarshi Chatterjee, Sugata Munshi</i>	418-422
89	<b>Performance Analysis of Hybrid Electro-Optic Architecture for Next Generation Network</b> <i>Ananda Roy, Shreyoshi Chakraborty, Sourish Chatterjee, Sudipta Samui, Chandi Pani</i>	423-426
90	<b>Effect of Body Thickness on Device Performance of Graded Channel TMDG Stack Gate TFET</b> <i>Sudipta Ghosh, Supratim Kundu, Sourav Guha, Jui Ghosh, Prithviraj Pachal, Subir Kumar Sarkar</i>	427-431
91	<b>A Novel Single-Component Fractional-Order Capacitor Based on Graphene Nanosheet/P(VDF) Composite: Synthesis and Analysis</b> <i>Zaid Mohammad Shah, Farooq A. Khanday and Zahoor Ahmad Jhat</i>	432-435
92	<b>Electronic Properties of Fluorine Functionalized Germanene Nanoribbons</b> <i>Mubashir Ahmad Kharadi, Gul Faroz Ahmad Malik, Farooq Ahmad Khanday, Khurshed Ahmad Shah,</i>	436-439
93	<b>Simulation of Triple Gate Spin Field-Effect Transistor and its Applications to Digital Logic</b> <i>Gul Faroz Ahmad Malik, Mubashir Ahmad Kharadi, Farooq Ahmad Khanday, Nusrat Parveen</i>	440-443
94	<b>Development of Aluminium Based Magnetic Composites &amp; Study on Chemical Properties at Sea Water Environment</b> <i>Sourav Debnath, Rajib Gupta, Akshay Kumar Pramanick</i>	444-448
95	<b>Design of High Performance Digital Divider</b> <i>Karan Kataria, Sunil Patel</i>	449-454

96	<b>Impact of Dopant variations on Junctionless Cylindrical Nanowire FETs</b> <i>Ankush Chattopadhyay, Ankita Pathak, Pritam Mukherjee</i>	455-458
97	<b>Stability Analysis of Electric Vehicle Integrated Microgrid for Power Frequency Balance</b> <i>Prasun Sanki; Mousumi Basu, Partha Sarathi Pal</i>	459-463
98	<b>Exploration of Stepped Recessed Gate Silicon-On-Nothing MOSFET for Enhancing Self Heating Effect</b> <i>S. Mishra and S. S Mohanty</i>	464-467
99	<b>Design of Low Power &amp; High Performance Multi Source H-Tree Clock Distribution Network</b> <i>Srivatsa V G, Arunkumar P Chavan, Divakar Mourya</i>	468-473
100	<b>15W Hybrid GaN Power Amplifier through Microstrip Radial Stub 4W GaN MMIC for X-band Radar Applications</b> <i>Sriharsha Vardhan, Deepali Pathak, Manish Mendhe, Ashudeb Dutta</i>	474-478
101	<b>A 2.5mW Low-Power Dual VCO Quantizer for <math>\Sigma</math>-<math>\Delta</math> Modulator in 0.09<math>\mu</math>m CMOS</b> <i>Arunkumar P Chavan, Sachin Manohar Ranasubhe, Rohit N, Dr. H V Ravish Aradhya</i>	479-483
102	<b>Wide Input Range Differential Dual Band RF Energy Harvesting System for Battery-Less RFID Applications</b> <i>Deepali Pathak, SriHarsha Vardhan G, Nagaveni Vamsi, Ashudeb Dutta</i>	484-488
103	<b>Design of Telescopic OTA based 6th order Butterworth Low Pass Filter using 0.18<math>\mu</math>m CMOS Technology</b> <i>Gaurav Bhargava and Shubhankar Majumdar</i>	489-493
104	<b>Performance analysis of Ni<sub>3</sub>GeFe<sub>2</sub> / Fe<sub>3</sub>GeTe<sub>2</sub> composites as ferromagnetic layer in MTJ memory devices</b> <i>Bibek Chettri, Bindiya Sharma, Abinash Thapa, Pronita Chettri and Bikash Sharma</i>	494-499
	<b>Author Index</b>	500-505