

2020 IEEE International Test Conference India (ITC India 2020)

**Bangalore, India
12-14 July 2020**



**IEEE Catalog Number: CFP20N34-POD
ISBN: 978-1-7281-7459-4**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20N34-POD
ISBN (Print-On-Demand):	978-1-7281-7459-4
ISBN (Online):	978-1-7281-7458-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Machine Learning Driven Throughput Optimization of Volume Diagnosis Methodology ...	1
<i>Sameer Chillarige, Anil Malik, Atul Chhabra, Bharath Nandakumar, Martin Amodeo, Nicholai L'Esperance, Robert Redburn, Jeff Zimmerman and Adisun Wheelock</i>	
Resource Optimal Realization of Fault-Tolerant Quantum Circuit	9
<i>Abhoy Kole and Indranil Sengupta</i>	
A non-ICL UVM approach to verifying DFx IJTAG network and its pros and cons versus the ICL-PDL approach	19
<i>Ronak Dham and Harish Gumudavelli</i>	
A Critical Engineering Dissection of LOS and LOC At-speed Test Approaches	24
<i>Kamlesh Pandey</i>	
Analyzing Fault Tolerance Behaviour in Memristor-based Crossbar for Neuromorphic Applications	31
<i>Dev Narayan Yadav, Kamalika Datta and Indranil Sengupta</i>	
Built-In Self-Repair for Manufacturing and Runtime TSV Defects in 3D ICs	40
<i>Dilip Maity, Surajit Roy and Chandan Giri</i>	
Validating and Characterizing a 2.5D High Bandwidth Memory SubSystem	46
<i>Sreeja Menon and Vinod Inipodu Murugan</i>	
An Efficient Hardware Trojan Detection Approach adopting Testability based Features ...	55
<i>Priyadharshini Mohanraj and Saravanan P</i>	
Concealing Test Compression Mechanisms from Security Attacks	60
<i>Utsav Jana, Binod Kumar, Ankita Agarwal and Deepak Agrawal</i>	
Machine Learning based Temperature Estimation for Test Scheduling of 3D ICs	67
<i>Subhajit Chatterjee, Surajit Roy, Chandan Giri and Hafizur Rahaman</i>	
Fault Vulnerability Ranking of Transistors in Analog Integrated Circuits using AC Analysis	75
<i>Shan Pavan Pani Krishna Garapati, Sayandeep Sanyal, Amit Patra, Pallab Dasgupta and Mayukh Bhattacharya</i>	
Wavelet transform based fault diagnosis in analog circuits with SVM classifier	83
<i>Supriyo Srimani, Kasturi Ghosh and Hafizur Rahaman</i>	
A Hash based Secure Scheme (HSS) against scan-based attacks on AES cipher	93
<i>Usha Mehta, Jayesh Popat and Manisha Upadhyay</i>	
Modeling and Test Generation for Combinational Hardware Trojans	97
<i>Manisha Vinta and S Sivanantham</i>	
Efficient Fault Detection and Diagnosis of Digital Microfluidic Biochip Using Multiple Electrodes Actuation	101
<i>Sourav Ghosh, Dolan Maity, Arijit Chowdhury, Surajit Kumar Roy and Chandan Giri</i>	