2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2020)

Limassol, Cyprus
6 – 8 July 2020

IEEE Catalog Number: CFP20179-POD
ISBN: 978-1-7281-5776-4

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20179-POD
ISBN (Print-On-Demand):	978-1-7281-5776-4
ISBN (Online):	978-1-7281-5775-7
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)

ISVLSI 2020

Table of Contents

Message from the General Chairs xvii
Message from the Technical Program Chairs xviii
Message from the Quantum Computing Workshop Chairs xx
Organizing Committee xxi
Steering Committee xxiii
Technical Program Committee xxiv

CRT - I

A Compact, Power Efficient, Self-Adaptive and PVT Invariant CMOS Relaxation Oscillator 1
Mounika Kelam (International Institute of Information Technology Hyderabad), Balaji Yadav Battu (International Institute of Information Technology Hyderabad), and Zia Abbas (International Institute of Information Technology Hyderabad)

Equivalence Checking Methods for Analog Circuits Using Continuous Reachable Sets 7
Ahmad Tarraf (Goethe University Frankfurt, Germany), Lars Hedrich (Goethe University Frankfurt, Germany), Niklas Kochdumper (Technical University of Munich, Germany), Malgorzata Rechmal-Lesse (Leibniz University Hannover, Germany), and Markus Olbrich (Leibniz University Hannover, Germany)

A 1.8V 8-Bit 500 MSPS Segmented Current Steering DAC with >66 dB SFDR 13
Smrutilekha Samanta (National Institute of Technology, Rourkela, India) and Santanu Sarkar (National Institute of Technology, Rourkela, India)

CAD - I

Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters 18
Halima Najibi (EPFL), Jorge Hunter (UPM), Alexandre Levisse (EPFL), Marina Zapater (EPFL), Miroslav Vasic (UPM), and David Atienza (EPFL)

Exploring a Machine Learning Approach to Performance Driven Analog IC Placement 24
Yaguang Li (Texas A&M University, USA), Yishuang Lin (Texas A&M University, USA), Meghna Madhusudan (University of Minnesota, USA), Arvind Sharma (University of Minnesota, USA), Wenbin Xu (Texas A&M University, USA), Sachin Sapatnekar (University of Minnesota, USA), Ramesh Harjani (University of Minnesota, USA), and Jiang Hu (Texas A&M University, USA)

Enhancing Real-Time Motion Estimation through Approximate High-Level Synthesis .30.....
Marcos T. Leipnitz (Federal University of Rio Grande do Sul, Brazil), Murilo R. Perleberg (Federal University of Pelotas, Brazil), Marcelo S. Porto (Federal University of Pelotas, Brazil), and Gabriel L. Nazar (Federal University of Rio Grande do Sul, Brazil)

Inference and Energy Efficient Design of Deep Neural Networks for Embedded Devices .36.....
Ioannis Galanis (Southern Illinois University, USA), Iraklis Anagnostopoulos (Southern Illinois University, USA), Chinh Nguyen (Ford Research and Innovation Center, USA), Guillermo Bares (Ford Research and Innovation Center), and Dona Burkard (Ford Research and Innovation Center)

DCF - I

3D-Sorter: 3D Design of a Resource-Aware Hardware Sorter for Edge Computing Platforms Under Area and Energy Consumption Constraints .42.....
Amin Norollah (Iran University of Science & Technology, Iran), Zahra Kazemi (Grenoble INP Universit Grenoble Alpes, France), and David Hely (Grenoble INP Universit Grenoble Alpes, France)

A Novel Single Event Upset Tolerant 12T Memory Cell for Aerospace Applications .48.....
Suraj Dohar (National Institute of Technology Goa), Siddharth R. K. (National Institute of Technology Goa), Vasantha M. H. (National Institute of Technology Goa), and Nithin Kumar Y. B. (National Institute of Technology Goa)

NV-SP: A New High Performance and Low Energy NVM-Based Scratch Pad .54.....
Ameer Shalabi (Tallinn University of Technology), Kolin Paul (Indian Institute of Technology Delhi), Tara Ghasempouri (Tallinn University of Technology), and Jaan Raik (Tallinn University of Technology)

EPT - I

2-Output Spin Wave Programmable Logic Gate .60.....
Abdulqader Mahmoud (Delft University of Technology, Netherlands), Frederic Vanderveken (IMEC, Belgium), Christoph Adelmann (IMEC, Belgium), Florin Ciubotaru (IMEC, Belgium), Sorin Cotofana (Delft University of Technology, Netherlands), and Said Hamdioui (Delft University of Technology, Netherlands)

Bail on Balancing: An Alternative Approach to the Physical Design of Field-Coupled Nanocomputing Circuits .66.....
Marcel Walter (University of Bremen, Germany), Robert Wille (Johannes Kepler University Linz, Austria), Frank Sill Torres (DLR, Bremerhaven, Germany), and Rolf Drechsler (University of Bremen, Germany)

Fast Resilient-Aware Data Layout Organization for Resistive Computing Systems .72.....
Baogang Zhang (University of Central Florida), M. G. Sarwar Murshed (Clarkson University), Faraz Hussain (Clarkson University), and Rickard Ewetz (University of Central Florida)

DCF - II

A CORDIC Based Configurable Activation Function for ANN Applications .78.....
Gopal Raut (IIT Indore, India), Shubham Rai (TU Dresden), Santosh Kumar Vishvakarma (IIT Indore, India), and Akash Kumar (TU Dresden)

Hardware Optimized Approximate Adder with Normal Error Distribution .84.....
Raunaq Nayar (Nanyang Technological University, Singapore), Padmanabhan Balasubramanian (Nanyang Technological University, Singapore), and Douglas L. Maskell (Nanyang Technological University, Singapore)

A Multi-grained Reconfigurable Accelerator for Approximate Computing .90.....
Yirong Kan (Nara Institute of Science and Technology, Japan), Man Wu (Nara Institute of Science and Technology, Japan), Renyuan Zhang (Nara Institute of Science and Technology, Japan), and Yasuhiko Nakashima (Nara Institute of Science and Technology, Japan)

Efficient Hardware Implementation of Artificial Neural Networks Using Approximate Multiply-Accumulate Blocks .96.....
Mohammadreza Esmali Nojehdeh (Istanbul Technical University, Turkey), Levent Aksoy (Istanbul Technical University, Turkey), and Mustafa Altun (Istanbul Technical University, Turkey)

SDS - I

Path-Spreading Search Algorithm and ASIP Approach for Connection Allocation in TDM-NoCs … 102
Seungseok Nam (Technical university of Dresden, Germany), Emil Matus (Technical university of Dresden, Germany), Sadia Moriam (Technical university of Dresden, Germany), and Gerhard Fettweis (Technical university of Dresden, Germany)

On Leveraging Multi-threshold FinFETs for Design Obfuscation .108.....
Vinay C Patil (University of Massachusetts Amherst) and Sandip Kundu (University of Massachusetts Amherst)

Logic Locking Induced Fault Attacks .114.....
Michaela Brunner (Technical University of Munich, Germany), Michael Gruber (Technical University of Munich, Germany), Michael Tempelmeier (Technical University of Munich, Germany), and Georg Sigl (Technical University of Munich, Germany)

An Open-Source Area-Optimized ECEG Cryptosystem in Hardware .120.....
Nourhan Elhamawy (Universität Stuttgart), Maël Gay (Universität Stuttgart), and Ilia Polian (Universität Stuttgart)

QCW - I

QUANTIFY: A Framework for Resource Analysis and Design Verification of Quantum Circuits …. 126
Oumarou Oumarou (Clausthal University of Technology), Alexandru Paler (Johannes Kepler University), and Robert Basmadjian (Clausthal University of Technology)

Advances in Molecular Quantum Computing: from Technological Modeling to Circuit Design …… 132
Giovanni Amedeo Cirillo (Politecnico di Torino, Italy), Giovanna Turvani (Politecnico di Torino, Italy), Mario Simoni (Politecnico di Torino, Italy), and Mariagrazia Graziano (Politecnico di Torino, Italy)

Quantum Divide and Compute: Hardware Demonstrations and Noisy Simulations .138
Thomas Ayral (Atos Quantum Laboratory, France), François-Marie Le Régent (Atos Quantum Laboratory, France & Ecole Polytechnique, France & Argonne National Laboratory, USA), Zain Saleem (Argonne National Laboratory, USA), Yuri Alexeev (Argonne National Laboratory, USA), and Martin Suchara (Argonne National Laboratory, USA)

Quantum Resource Counts for Operations Constructed from an Addition Circuit .141
Shaun Miller (Florida Atlantic University)

SDS - II

Exploiting On-Chip Routers to Store Dirty Cache Blocks in Tiled Chip Multi-processors .147
Abhijit Das (Indian Institute of Technology Guwahati, India), Abhishek Kumar (Indian Institute of Technology Guwahati, India), John Jose (Indian Institute of Technology Guwahati, India), and Maurizio Palesi (University of Catania, Italy)

SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption .153
Hadi Mardani Kamali (George Mason Univeristy), Kimia Zamiri Azar (George Mason University), Houman Homayoun (University of California, Davis), and Avesta Sasan (George Mason University)

Lightweight and Trust-Aware Routing in NoC-Based SoCs .160
Subodha Charles (University of Florida, USA) and Prabhat Mishra (University of Florida, USA)

Securing Network-on-Chip Using Incremental Cryptography .168
Subodha Charles (University of Florida, USA) and Prabhat Mishra (University of Florida, USA)

Student Research Forum

Design Automation for Field-Coupled Nanotechnologies .176
Marcel Walter (Group of Computer Architecture, University of Bremen, Germany) and Rolf Drechsler (Group of Computer Architecture, University of Bremen, Germany)

Efficient Techniques to Strongly Enhance the Virtual Prototype Based Design Flow .182
Vladimir Herdt (DFKI GmbH, Germany) and Rolf Drechsler (University of Bremen and DFKI GmbH, Germany)

Automated Design Understanding of SystemC-Based Virtual Prototypes: Data Extraction, Analysis and Visualization .188
Mehran Goli (University of Bremen, Germany) and Rolf Drechsler (University of Bremen, Germany)

LiNoVo: Longevity Enhancement of Non-Volatile Last Level Caches in Chip Multiprocessors .194
Sukarn Agarwal (Indian Institute of Technology Guwahati, India) and Hemangee K. Kapoor (Indian Institute of Technology Guwahati)

CRT - II

Locating Open-Channels in Octagon Networks on Chip-Microprocessors 200
Biswajit Bhowmik (National Institute of Technology Karnataka, India), Santosh Biswas (Indian Institute of Technology Bhilai, India), Jatindra Kumar Deka (Indian Institute of Technology Guwahati, India), and Bhargab B. Bhattacharya (Indian Institute of Technology Kharagpur, India)

An Implementation of Pre-Quantized Random Demodulator Based on Amplitude-to-Pulse Converter 206
Chenhui Feng (Fuzhou University, China), Hui Qian (Fuzhou University, China), and Zhongfeng Wang (Nanjing University, China)

A 2^7 -1 Low-Power Half-Rate 16-Gb/s Charge-Mode PRBS Generator in 1.2V, 65nm CMOS 212
Prema Kumar Govindaswamy (University of Hyderabad) and Vijaya Sankara Rao Pasupureddi (University of Hyderabad)

SDS - III

Efficient Organization of Digital Periphery to Support Integer Datatype for Memristor-Based CIM 216
Mahdi Zahedi (Delft University of Technology (TU Delft)), Mahta Mayahinia (Delft University of Technology (TU Delft)), Muath Abu Lebdeh (Delft University of Technology (TU Delft)), Stephan Wong (Delft University of Technology (TU Delft)), and Said Hamdioui (Delft University of Technology (TU Delft))

Reinforcement Learning Based Refresh Optimized Volatile STT-RAM Cache 222
Shashank Suman (Indian Institute of Technology Guwahati, India) and Hemangee K. Kapoor (Indian Institute of Technology Guwahati, India)

Associative Thread Compaction for Efficient Control Flow Handling in GPGPUs 228
Yaohua Wang (National University of Defense Technology), Xiaowen Chen (National University of Defense Technology), and Xiao Hu (National University of Defense Technology)

AFC - I

Near-Chip Dynamic Vision Filtering for Low-Bandwidth Pedestrian Detection 234
Anthony Bisulco (Samsung AI Center NY, USA), Fernando Cladera Ojeda (Samsung AI Center NY, USA), Volkan Isler (Samsung AI Center NY, USA), and Daniel Dongyuel Lee (Samsung AI Center NY, USA)

Bus Width Aware Off-Chip Memory Access Minimization for CNN Accelerators 240
Saurabh Tewari (Indian Institute of Technology Delhi, India), Anshul Kumar (Indian Institute of Technology Delhi, India), and Kolin Paul (Indian Institute of Technology Delhi, India)

Retraining and Regularization to Optimize Neural Networks for Stochastic Computing 246
Junseok Oh (University of Stuttgart, Germany), Florian Neugebauer (University of Stuttgart, Germany), Ilia Polian (University of Stuttgart, Germany), and John Hayes (University of Michigan, USA)

Tunable Voltage-Mode Subthreshold CMOS Neuron 252
Margherita Ronchini (Aarhus University, Denmark), Milad Zamani (Aarhus University, Denmark), Hooman Farkhani (Aarhus University, Denmark), and Farshad Moradi (Aarhus University, Denmark)

Leveraging 3D Vertical RRAM to Developing Neuromorphic Architecture for Pattern Classification 258
Bokyung Kim (Duke University, USA) and Hai Li (Duke University, USA)

Special Session: Secure and High-Speed Electronic Systems - I

Distributed Kriging-Bootstrapped DNN Model for Fast, Accurate Seizure Detection from EEG Signals 264
Ibrahim Olokodana (University of North Texas), Saraju Mohanty (University of North Texas), and Elias Kougianos (University of North Texas)

SafeController: Efficient and Transparent Control-Flow Integrity for RTL Design 270
Sheikh Ariful Islam (University of South Florida) and Srinivas Katkoori (University of South Florida)

Fast Linear Programming Optimization Using Crossbar-Based Analog Accelerator 276
Liuting Shang (The University of Texas at Arlington, USA), Muhammad Adil (The University of Texas at Arlington, USA), Ramtin Madani (The University of Texas at Arlington, USA), and Chenyun Pan (The University of Texas at Arlington, USA)

QCW - II

Operational Quantum Annealers are Cursed by their Qubits Interconnection Topologies 282
Daniel Vert (CEA LIST, France), Renaud Sirdey (CEA LIST, France), and Stéphane Louise (CEA LIST, France)

How Many Trials Do We Need for Reliable NISQ Computing? 288
Teruo Tanimoto (Kyushu University, Japan), Shuhei Matsuo (Kyushu University, Japan), Satoshi Kawakami (Kyushu University, Japan), Yutaka Tabuchi (The University of Tokyo, Japan), Masao Hirokawa (Kyushu University, Japan), and Koji Inoue (Kyushu University, Japan)

Practical Error Modeling Toward Realistic NISQ Simulation 291
Teruo Tanimoto (Kyushu University, Japan), Shuhei Matsuo (Kyushu University, Japan), Satoshi Kawakami (Kyushu University, Japan), Yutaka Tabuchi (The University of Tokyo, Japan), Masao Hirokawa (Kyushu University, Japan), and Koji Inoue (Kyushu University, Japan)

A Quantum Pipeline for an Executable Quantum Instruction Set Architecture 294
Suvadip Batabyal (BITS Pilani, Hyderabad Campus, India) and Lovekush Sharma (BITS Pilani, Hyderabad Campus, India)

Special Session: Secure and High-Speed Electronic Systems - II

A Low-Cost Conflict-Free NoC Architecture for Heterogeneous Multicore Systems 300
Yuwen Cui (University of North Texas), Shakthi Prabhakar (University of North Texas), Hui Zhao (University of North Texas), Saraju Mohanty (University of North Texas), and Juan Fang (Beijing University of Technology)

Exploration on Task Scheduling Strategy for CPU-GPU Heterogeneous Computing System 306
Juan Fang (Beijing University of Technology), Jiaxing Zhang (Beijing University of Technology), Shuaibing Lu (Beijing University of Technology), and Hui Zhao (University of North Texas)

Low-Power and Energy-Efficient Full Adders With Approximate Adiabatic Logic for Edge Computing .312
Wu Yang (University of Kentucky, USA) and Himanshu Thapliyal (University of Kentucky, USA)

CRT - III

R-Abax: A Radiation Hardening Legalisation Algorithm Satisfying TMR Spacing Constraints .316
Christos Georgakidis (University of Thessaly), Christos Sotiriou (University of Thessaly), Nikolaos Sketopoulos (University of Thessaly), Milos Krstic (IHP - Leibniz Institut fur innovative Mikroelektronik, University of Potsdam), Oliver Schrape (IHP - Leibniz Institut fur innovative Mikroelektronik), and Anselm Breitenreiter (IHP - Leibniz Institut fur innovative Mikroelektronik)

Enduring Non-Volatile L1 Cache Using Low-Retention-Time STTRAM Cells .322
Farzane Rabiee (Iran University of Science and Technology), Mostafa Kajouyan (Iran University of Science and Technology), Newsha Estiri (Iran University of Science and Technology), Jordan Fluech (University of Central Arkansas), Mahdi Fazeli (Bogazici University), and Ahmad Patooghy (University of Central Arkansas)

Fast Cross-Layer Vulnerability Analysis of Complex Hardware Designs .328
Joseph Paturel (Univ Rennes, Inria, CNRS, IRISA), Angeliki Kritikakou (Univ Rennes, Inria, CNRS, IRISA), and Olivier Sentieys (Univ Rennes, Inria, CNRS, IRISA)

DCF - III

A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography .334
Bo Wu (Nanjing University), Jing Tian (Nanjing University), Xiao Hu (Nanjing University), and Zhongfeng Wang (Nanjing University)

Enhanced Architecture for Computing Polynomials Using Unipolar Stochastic Logic .340
Shao-I Chu (National Kaohsiung University of Science and Technology), Chen-En Hsieh (National Kaohsiung University of Science and Technology), Yi-Ming Lee (National Kaohsiung University of Science and Technology), and Sayed Ahmad Salehi (University of Kentucky)

ACQuA: A Parallel Accelerator Architecture for Pure Functional Programs .346
Ricardo Coelho (Universidade Federal do Rio Grande do Sul, Brazil), Felipe Tanus (Universidade Federal do Rio Grande do Sul, Brazil), Álvaro Moreira (Universidade Federal do Rio Grande do Sul, Brazil), and Gabriel Nazar (Universidade Federal do Rio Grande do Sul, Brazil)

Area-Efficient Pipelined VLSI Architecture for Polar Decoder .352
Weihang Tan (Clemson University, USA), Antian Wang (Clemson University, USA), Yunhao Xu (Southeast University, China), and Yingjie Lao (Clemson University, USA)

Poster Session I

Coupling Noise Mitigation using a Pass Transistor .358
Selahattin Sayil (Lamar University), Subed Lamichhane (Lamar University), and Kutay Sayil (The University of Texas at Austin)

A Fast Transient Digitally Assisted Flash-Based Modular LDO for Sensor Nodes in WBAN .363
Jitumani Sarma (Indian Institute of Information Technology Guwahati), Shatadal Chatterjee (Indian Institute of Information Technology Guwahati), Rakesh Biswas (Indian Institute of Information Technology Guwahati), and Sounak Roy (Indian Institute of Information Technology Guwahati)

Cost-Effective Time-Redundancy Based Optimal Task Allocation for the Edge-Hub-Cloud Systems .368
Andreas Kouloumpris (University of Cyprus, Nicosia, Cyprus), Theocharis Theocharides (University of Cyprus, Nicosia, Cyprus), and Maria K. Michael (University of Cyprus, Nicosia, Cyprus)

Vulnerability Analysis Against Fault Attack in terms of the Timing Behavior of Fault Injection .374
Mahboube Fakhire (Shahid Beheshti University) and Ali Jahanian (Shahid Beheshti University)

Analyzing the Sensitivity of GPU Pipeline Registers to Single Events Upsets .380
Josie E. Rodriguez Condia (Politecnico di Torino, Italy), Marcio M. Goncalves (Federal University of Rio Grande do Sul, Brazil), Jose Rodrigo Azambuja (Federal University of Rio Grande do Sul, Brazil), Matteo Sonza Reorda (Politecnico di Torino, Italy), and Luca Sterpone (Politecnico di Torino, Italy)

Formal Verification of Constrained Arithmetic Circuits using Computer Algebraic Approach .386
Tiankai Su (University of Massachusetts, Amherst), Atif Yasin (University of Massachusetts, Amherst), Sébastien Pillement (University of Nantes, CNRS), and Maciej Ciesielski (University of Massachusetts, Amherst)

STA for Mixed Cyclic, Acyclic Circuits .392
Stavros Simoglou (University of Thessaly, Volos, Greece), Christos Sotiriou (University of Thessaly, Volos, Greece), Dimitris Valiantzas (University of Thessaly, Volos, Greece), and Nikolaos Sketopoulos (University of Thessaly, Volos, Greece)

Metal Stack and Partitioning Exploration for Monolithic 3D ICs .398
Nikolaos Sketopoulos (University of Thessaly, Greece), Christos Sotiriou (University of Thessaly, Greece), and Vasilis Pavlidis (The University of Manchester, UK)

Engineering a Standard Cell Library for an Industrial Router with ASAP7 PDK .404
Yuan-Dar Chung (Yuan Ze University) and Rung-Bin Lin (Yuan Ze University)

Real Time Bayer Raw Video Projective Transformation System Using FPGA .410
Yongwen Zhuang (Tsinghua University) and Dongmei Li (Tsinghua University)

Real-Time Minimum Energy Point Tracking Using a Predetermined Optimal Voltage Setting Strategy .415
Khyati Kiyawat (Indian Institute of Technology Roorkee), Yutaka Masuda (Nagoya University), Jun Shiomi (Kyoto University), and Tohru Ishihara (Nagoya University)

Efficient Hardware Implementation of Discrete Wavelet Transform Based on Stochastic Computing .422
Sayed Ahmad Salehi (University of Kentucky, USA) and Durjoy Deb Dhruba (University of Kentucky, USA)

Action Evaluation Hardware Accelerator for Next-Generation Real-Time Reinforcement Learning in Emerging IoT Systems .428
Jianchi Sun (Clemson University, USA), Nikhilesh Sharma (University at Buffalo, USA), Jacob Chakareski (New Jersey Institute of Technology, USA), Nicholas Mastronarde (University at Buffalo, USA), and Yingjie Lao (Clemson University, USA)

ACA-CSU: A Carry Selection Based Accuracy Configurable Approximate Adder Design .434
Alish Kanani (IIT Jodhpur), Jigar Mehta (IIT Ropar), and Neeraj Goel (IIT Ropar)

Special Session : IoT based Consumer Technologies for Smart Cities

Secure-iGLU: A Secure Device for Noninvasive Glucose Measurement and Automatic Insulin Delivery in IoMT Framework .440
Amit M. Joshi (MNIT, Jaipur, India), Prateek Jain (MNIT, Jaipur, India), and Saraju P. Mohanty (University of North Texas, USA)

McPoRA: A Multi-chain Proof of Rapid Authentication for Post-Blockchain Based Security in Large Scale Complex Cyber-Physical Systems .446
Ahmad Alkhodair (University of North Texas), Saraju Mohanty (University of North Texas), Elias Kougianos (University of North Texas), and Deepak Puthal (Newcastle University)

Analyzing the Efficiency of Machine Learning Classifiers in Hardware-Based Malware Detectors .452
Abraham Peedikayil Kuruvila (University of Texas at Dallas), Shamik Kundu (University of Texas at Dallas), and Kanad Basu (University of Texas at Dallas)

A Solar Based Power Module for Battery-Less IoT Sensors Towards Sustainable Smart Cities .458
Saswat Kumar Ram (NIT, Rourkela, India), Shubham Chourasia (NIT, Rourkela, India), Banee Bandana Das (NIT, Rourkela, India), Ayas Kanta Swain (NIT, Rourkela, India), Kamalakanta Mahapatra (NIT, Rourkela, India), and Saraju Mohanty (University of North Texas)

Special Session on EU Projects

Capacity Building Among European Stakeholders In the Areas of Cyber-Physical Systems, IoT & Embedded Systems: The SMART4ALL Digital Innovation Hub Perspective .464
Christos P. Antonopoulos (University of Peloponnese), Georgios Keramidas (University of Peloponnese), Vassilis Tsakanikas (University of Peloponnese), Evi Faliagka (University of Peloponnese), Christos Panagiotou (University of Peloponnese), and Nikolaos Voros (University of Peloponnese)

CPSoSaware: Cross-Layer Cognitive Optimization Tools & Methods for the Lifecycle Support of Dependable CPSoS .470
Georgios Keramidas (Aristotle University of Thessaloniki, Greece), Christos P. Antonopoulos (University of Peloponnese, Greece), Nikolaos Voros (University of Peloponnese, Greece), Pekka Jääskeläinen (Tampere University, Finland), Marisa Catalán Cid (i2Cat Foundation, Spain), Evangelia I. Zacharaki (University of Patras, Greece), Apostolos P. Fournaris (Industrial Systems Institute, Greece), and Aris Lalos (Industrial Systems Institute, Greece)

Towards Artificial-Intelligence-Based Cybersecurity for Robustifying Automated Driving Systems Against Camera Sensor Attacks 476
Christos Kyrkou (University of Cyprus, Cyprus), Andreas Papachristodoulou (University of Cyprus, Cyprus), Andreas Kloukiniotis (University of Patras, Greece), Andreas Papandreou (University of Patras, Greece), Aris Lalos (Industrial Systems Institute, Greece), Konstantinos Moustakas (University of Patras, Greece), and Theocharis Theocharides (University of Cyprus, Cyprus)

EPT - II

Molecular MUX-Based Physical Unclonable Functions 482
Lulu Ge (University of Minnesota at Twin Cities, USA) and Keshab K. Parhi (University of Minnesota at Twin Cities, USA)

A Synthesis Method for Power-Efficient Integrated Optical Logic Circuits Towards Light Speed Processing 488
Ryosuke Matsuo (Kyoto University), Jun Shiomi (Kyoto University), Tohru Ishihara (Nagoya University), Hidetoshi Onodera (Kyoto University), Akihiko Shinya (NTT Nanophotonics Center / NTT Basic Research Laboratories), and Masaya Notomi (NTT Nanophotonics Center / NTT Basic Research Laboratories)

Current Comparator-Based Reconfigurable Adder and Multiplier on Hybrid Memristive Crossbar 494
Manobendra Nath Mondal (Indian Statistical Institute, Kolkata, India), Susmita Sur-Kolay (Indian Statistical Institute, Kolkata, India), and Bhargab B. Bhattacharya (Indian Institute of Technology Kharagpur, India)

SDS - IV

PAG-IoT: A PUF and AEAD Enabled Trusted Hardware Gateway for IoT Devices 500
Christoph Frisch (Technical University of Munich, Germany), Michael Tempelmeier (Technical University of Munich, Germany), and Michael Pehl (Technical University of Munich, Germany)

Optimization and Evaluation of Energy-Efficient Mixed-Signal MFCC Feature Extraction Architecture 506
Yanming Zhang (Beijing Jiaotong University, China), Xu Qiu (Beijing University of Posts and Telecommunications, China), Qin Li (Tsinghua University, China), Fei Qiao (Tsinghua University, China), Qi Wei (Tsinghua University, China), Li Luo (Beijing Jiaotong University, China), and Huazhong Yang (Tsinghua University, China)

A Mixed-Precision RISC-V Processor for Extreme-Edge DNN Inference 512
Gianmarco Ottavi (DEI, University of Bologna, Italy), Angelo Garofalo (DEI, University of Bologna, Italy), Giuseppe Tagliavini (DEI, University of Bologna, Italy), Francesco Conti (DEI, University of Bologna, Italy; IIS lab, ETH Zurich, Switzerland), Luca Benini (DEI, University of Bologna, Italy; IIS lab, ETH Zurich, Switzerland), and Davide Rossi (DEI, University of Bologna, Italy)

Poster Session II

Borrow Select Subtractor for Low Power and Area Efficiency .518
Keshav Govindarajan (Vellore Institute of Technology Chennai) and V S Kanchana Bhaaskaran (Vellore Institute of Technology Chennai)

High Level Modeling of Memristive Crossbar Arrays .524
Md Adnan Zaman (University of South Florida, USA), Rajeev Joshi (University of South Florida, USA), and Srinivas Katkoori (University of South Florida, USA)

Lightweight Ciphers on a 65 nm ASIC A Comparative Study on Energy Consumption .530
Bastian Richter (Ruhr University Bochum, Germany) and Amir Moradi (Ruhr University Bochum, Germany)

Guard-NoC: A Protection Against Side-Channel Attacks for MPSoCs .536
Cezar Reinbrecht (Delft University of Technology), Abdullah Aljuffri (Delft University of Technology), Said Hamdioui (Delft University of Technology), Mottaqiallah Taouil (Delft University of Technology), Bruno Forlin (Universidade Federal do Rio Grande do Sul), and Johanna Sepulveda (Airbus Defense and Space, Germany)

Regulating Degree of Adaptiveness for Performance-Centric NoC Routing .542
Tuhin Subhra Das (Indian Institute of Engineering Science and Technology, Shibpur, India), Navonil Chatterjee (Lab-STICC, Universite´Bretagne Sud, France), and Prasun Ghosal (Indian Institute of Engineering Science and Technology, Shibpur, India)

Supporting QoS in AXI4 Based Communication Architecture .548
Boqian Wang (KTH Royal Institute of Technology; National University of Defense Technology) and Zhonghai Lu (KTH Royal Institute of Technology)

Mitigation of Tampering Attacks for MR-Based Thermal Sensing in Optical NoCs .554
Jun Zhou (Nanyang Technological University, Singapore), Mengquan Li (Nanyang Technological University, Singapore; Chongqing University, China), Pengxing Guo (Nanyang Technological University, Singapore; Northeastern University, China), and Weichen Liu (Nanyang Technological University, Singapore)

DERauth: A Battery-Based Authentication Scheme for Distributed Energy Resources .560
Ioannis Zografopoulos (Florida State University, USA) and Charalambos Konstantinou (Florida State University, USA)

Classification and Workload Balancing of Multi-threaded Application on Embedded Platforms .568
Rakesh Kumar (Indian Institute of Information Technology Allahabad, India) and Bibhas Ghoshal (Indian Institute of Information Technology Allahabad, India)

DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator. 574
Nandan Kumar Jha (Indian Institute of Technology Hyderabad, India), Shreyas Ravishankar (BITS Pilani-Hyderabad Campus, India), Sparsh Mittal (Indian Institute of Technology Roorkee), Arvind Kaushik (NXP Semiconductors, India), Dipan Mandal (Intel Labs, India), and Mahesh Chandra (NXP Semiconductors, India)

Efficient Hardware Post Processing of Anchor-Based Object Detection on FPGA .580
Hui Zhang (Nanjing University), Wei Wu (Nanjing University), Yufei Ma (Nanjing University), and Zhongfeng Wang (Nanjing University)

DoubtNet: Using Semantic Context to Enable Adaptive Inference for the IoT 586
Eric Homan (Pennsylvania State University, USA), Chonghan Lee (Pennsylvania State University, USA), Jack Sampson (Pennsylvania State University, USA), John Sustersic (Pennsylvania State University, USA), and Vijaykrishnan Narayanan (Pennsylvania State University, USA)

X-VS: Crossbar-Based Processing-in-Memory Architecture for Video Summarization 592
Nagadastagiri Challapalle (Pennsylvania State University), Makesh Chandran (Pennsylvania State University), Sahithi Rampalli (Pennsylvania State University), and Vijaykrishnan Narayanan (Pennsylvania State University)

Research Demo

iGLU: Non-Invasive Device for Continuous Glucose Measurement with IoMT Framework 598
Amit Joshi (MNIT, Jaipur, India), Prateek Jain (MNIT, Jaipur, India), and Saraju Mohanty (University of North Texas)

Tot-Mon: A Real-Time Internet of Things Based Affective Framework for Monitoring Infants 600
Alhagie Sallah (The University of Texas at Tyler, USA) and Prabha Sundaravadivel (The University of Texas at Tyler, USA)

A PUF Based CAN Security Framework 602
Tyler Cultice (University of Kentucky, USA), Carson Labrado (University of Kentucky, USA), and Himanshu Thapliyal (University of Kentucky, USA)

Author Index 605