

# **2020 IEEE Symposium on VLSI Circuits**

**Honolulu, Hawaii, USA  
16 – 19 June 2020**



**IEEE Catalog Number: CFP20VLS-POD  
ISBN: 978-1-7281-9943-6**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20VLS-POD
ISBN (Print-On-Demand):	978-1-7281-9943-6
ISBN (Online):	978-1-7281-9942-9
ISSN:	2158-5601

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

AN AUTONOMOUS RECONFIGURABLE POWER DELIVERY NETWORK (RPDN) FOR MANY-CORE SOCS FEATURING DYNAMIC CURRENT STEERING.....	1
<i>Zakir K. Ahmed, Harish K. Krishnamurthy, Sheldon Weng, Xiaosen Liu, Chris Schaefer, Nachiket Desai, Krishnan Ravichandran, James W. Tschanz, Vivek De</i>	
A 1MS/S TO 1GS/S RINGAMP-BASED PIPELINED ADC WITH FULLY DYNAMIC REFERENCE REGULATION AND STOCHASTIC SCOPE-ON-CHIP BACKGROUND MONITORING IN 16NM.....	3
<i>Benjamin Hershberg, Nereo Markulic, Jorge Lagos, Ewout Martens, Davide Dermit, Jan Craninckx</i>	
A 1 GS/S RECONFIGURABLE BW 2 <sup>ND</sup> -ORDER NOISE-SHAPING HYBRID VOLTAGE-TIME TWO-STEP ADC ACHIEVING 170.9 DB FOM <sub>s</sub> .....	5
<i>Yifan Lyu, Filip Tavernier</i>	
SAMURAI: A 1.7MOPS-36GOPS ADAPTIVE VERSATILE IOT NODE WITH 15,000× PEAK-TO-IDLE POWER REDUCTION, 207NS WAKE-UP TIME AND 1.3TOPS/W ML EFFICIENCY .....	7
<i>Ivan Miro-Panades, Benoit Tain, Jean-Frédéric Christmann, David Coriat, Romain Lemaire, Clement Jany, Baudouin Martineau, Fabrice Chaix, Anthony Quelen, Emmanuel Pluchart, Jean-Philippe Noel, Reda Boumchedda, Adam Makosiej, Maxime Montoya, Simone Bacles-Min, David Briand, Jean-Marc Philippe, Alexandre Valentian, Frédéric Heitzmann, Edith Beigne, Fabien Clermidy</i>	
AN AUTOMOTIVE-USE BATTERY-TO-LOAD GAN-BASED POWER CONVERTER WITH ANTI-ALIASING MULTI-RATE SPREAD-SPECTRUM MODULATION AND IN-CYCLE ZVS SWITCHING .....	9
<i>Dong Yan, D. Brian Ma</i>	
MODEL PREDICTIVE CONTROL OF AN INTEGRATED BUCK CONVERTER FOR DIGITAL SOC DOMAINS IN 65NM CMOS.....	11
<i>Xun Sun, Akshat Boora, Rajesh Pamula, Chi-Hsiang Huang, Diego Peña-Colaiocco, Visvesh S. Sathe</i>	
A 4V-0.55V INPUT FULLY INTEGRATED SWITCHED-CAPACITOR CONVERTER ENABLING DYNAMIC VOLTAGE DOMAIN STACKING AND ACHIEVING 80.1% AVERAGE EFFICIENCY .....	13
<i>Tim Thielemans, Filip Tavernier</i>	
AN 8B 1GS/S 2.55MW SAR-FLASH ADC WITH COMPLEMENTARY DYNAMIC AMPLIFIERS.....	15
<i>Dong-Ryeol Oh, Kyoung-Jun Moon, Won-Mook Lim, Ye-Dam Kim, Eun-Ji An, Seung-Tak Ryu</i>	
A 177MW 10GS/S NRZ DAC WITH SWITCHING-GLITCH COMPENSATION ACHIEVING > 64DBC SFDR AND < -77DBC IM3.....	17
<i>Hung-Yi Huang, Xin-Yu Chen, Tai-Haur Kuo</i>	
A 5MHZ-BW, 86.1DB-SNDR 4X TIME-INTERLEAVED 2 <sup>ND</sup> -ORDER $\Delta\Sigma$ MODULATOR WITH DIGITAL FEEDFORWARD EXTRAPOLATION IN 28NM CMOS.....	19
<i>Dongyang Jiang, Liang Qi, Sai-Weng Sin, Franco Maloberti, R. P. Martins</i>	

A 10.4MW 50MHZ-BW 80DB-DR SINGLE-OPAMP THIRD-ORDER CTSDM WITH SAB-ELD-MERGED INTEGRATOR AND 3-STAGE OPAMP .....	21
<i>Kai Xing, Wei Wang, Yan Zhu, Chi-Hang Chan, Rui Paulo Martins</i>	
A SAR ADC WITH REDUCED KT/C NOISE BY DECOUPLING NOISE PSD AND BW .....	23
<i>Zhelu Li, Arnab Dutta, Abhishek Mukherjee, Xiyuan Tang, Linxiao Shen, Lenian He, Nan Sun</i>	
EMBEDDED PLL PHASE NOISE MEASUREMENT BASED ON A PFD/CP MASH 1-1-1 $\Delta\Sigma$ TIME-TO-DIGITAL CONVERTER IN 7NM CMOS .....	25
<i>Mao-Hsuan Chou, Ya-Tin Chang, Tsung-Hsien Tsai, Tsung-Che Lu, Chia-Chun Liao, Hung-Yi Kuo, Ruey-Bin Sheen, Chih-Hsien Chang, Kenny C. H. Hsieh, Alvin L. S. Loke, Mark Chen</i>	
A 4GHZ 0.73PS <sub>RMS</sub> -INTEGRATED-JITTER PVT-INSENSITIVE FRACTIONAL-N SUB-SAMPLING RING PLL WITH A JITTER-TRACKING DLL-ASSISTED DTC.....	27
<i>Jaehong Jung, Sangdon Jung, Kyungmin Lee, Junhee Jung, Seungjin Kim, Byungki Han, Seunghyun Oh, Jongwoo Lee</i>	
A 3.2-TO-3.8GHZ CALIBRATION-FREE HARMONIC-MIXER-BASED DUAL-FEEDBACK FRACTIONAL-N PLL ACHIEVING -66DBC WORST-CASE IN-BAND FRACTIONAL SPUR .....	29
<i>Masaru Osada, Zule Xu, Tetsuya Izuka</i>	
A 4-TO-18GHZ ACTIVE POLY PHASE FILTER QUADRATURE CLOCK GENERATOR WITH PHASE ERROR CORRECTION IN 5NM CMOS.....	31
<i>Wei-Chih Chen, Chin-Hua Wen, Chin-Ming Fu, Tsung-Hsien Tsai, Yu-Chi Chen, Wen-Hung Huang, Chien-Chun Tsai, Alvin L. S. Loke, C. H. Kenny</i>	
A 3.0 TFLOPS 0.62V SCALABLE PROCESSOR CORE FOR HIGH COMPUTE UTILIZATION AI TRAINING AND INFERENCE .....	33
<i>Jinwook Oh, Sae Kyu Lee, Mingu Kang, Matthew Ziegler, Joel Silberman, Ankur Agrawal, Swagath Venkataramani, Bruce Fleischer, Michael Guillorn, Jungwook Choi, Wei Wang, Silvia Mueller, Shimon Ben-Yehuda, James Bonanno, Nianzheng Cao, Robert Casatuta, Chia-Yu Chen, Matt Cohen, Ophir Erez, Thomas Fox, George Gristede, Howard Haynie, Vicktoria Ivanov, Siyu Koswatta, Shih-Hsien Lo, Martin Lutz, Gary Maier, Alex Mesh, Yevgeny Nustov, Scot Rider, Marcel Schaal, Michael Scheuermann, Xiao Sun, Naigang Wang, Fanchieh Yee, Ching Zhou, Vinay Shah, Brian Curran, Vijayalakshmi Srinivasan, Pong-Fei Lu, Sunil Shukla, Kailash Gopalakrishnan, Leland Chang</i>	
A 617 TOPS/W ALL DIGITAL BINARY NEURAL NETWORK ACCELERATOR IN 10NM FINFET CMOS .....	35
<i>Phil C. Knag, Gregory K. Chen, H. Ekin Sumbul, Raghavan Kumar, Mark A. Anders, Himanshu Kaul, Steven K. Hsu, Amit Agarwal, Monodeep Kar, Seongjong Kim, Ram K. Krishnamurthy</i>	
A 3MM <sup>2</sup> PROGRAMMABLE BAYESIAN INFERENCE ACCELERATOR FOR UNSUPERVISED MACHINE PERCEPTION USING PARALLEL GIBBS SAMPLING IN 16NM .....	37
<i>Glenn G. Ko, Yuji Chai, Marco Donato, Paul N. Whatmough, Thierry Tambe, Rob A. Rutenbar, David Brooks, Gu-Yeon Wei</i>	
A PROBABILISTIC SELF-ANNEALING COMPUTE FABRIC BASED ON 560 HEXAGONALLY COUPLED RING OSCILLATORS FOR SOLVING COMBINATORIAL OPTIMIZATION PROBLEMS .....	39
<i>Ibrahim Ahmed, Po-Wei Chiu, Chris H. Kim</i>	

AN ALL-WEIGHTS-ON-CHIP DNN ACCELERATOR IN 22NM ULL FEATURING 24×1 MB ERRAM.....	41
<i>Zhehong Wang, Ziyun Li, Li Xu, Qing Dong, Chin-I Su, Wen-Ting Chu, George Tsou, Yu-Der Chih, Tsung-Yung Jonathan Chang, Dennis Sylvester, Hun Seok Kim, David Blaauw</i>	
A MIXED-SIGNAL TIME-DOMAIN GENERATIVE ADVERSARIAL NETWORK ACCELERATOR WITH EFFICIENT SUBTHRESHOLD TIME MULTIPLIER AND MIXED- SIGNAL ON-CHIP TRAINING FOR LOW POWER EDGE DEVICES .....	43
<i>Zhengyu Chen, Sihua Fu, Qiankai Cao, Jie Gu</i>	
A 10-BIT 100-MS/S SAR ADC WITH ALWAYS-ON REFERENCE RIPPLE CANCELLATION .....	45
<i>Xiyuan Tang, Yi Shen, Xin Xin, Shubin Liu, Jueping Cai, Zhangming Zhu, Nan Sun</i>	
A COMPACT 14 GS/S 8-BIT SWITCHED-CAPACITOR DAC IN 16 NM FINFET CMOS.....	47
<i>Pietro Caragiulo, Oscar Elisio Mattia, Amin Arbabian, Boris Murmann</i>	
A 440 $\mu$ W, 109.8DB DR, 106.5DB SNDR DISCRETE-TIME ZOOM ADC WITH A 20KHZ BW .....	49
<i>Efraim Eland, Shoubhik Karmakar, Burak Gönen, Robert Van Veldhoven, Kofi Makinwa</i>	
A FAST LOCKING 5.8 – 7.2 GHZ FRACTIONAL-N SYNTHESIZER WITH SUB-2 US SETTLING TIME IN 22 NM FDSOI .....	51
<i>Jeffrey Prinzie, Shuja Andrabi, Christophe Beghein, Changhua Cao, Xiaochuan Guo, Jon Strange, Bernard Tenbroek</i>	
A 3.3-GHZ 101FSRMS-JITTER, -250.3DB FOM FRACTIONAL-N DPLL WITH PHASE ERROR DETECTION ACCOMPLISHED IN FULLY DIFFERENTIAL VOLTAGE DOMAIN .....	53
<i>Lianbo Wu, Thomas Burger, Philipp Schönle, Qiuting Huang</i>	
A 920MHZ 16-FSK RECEIVER ACHIEVING A SENSITIVITY OF -103DBM AT 0.6MW VIA AN INTEGRATED N-PATH FILTER BANK.....	55
<i>Ali Nikoofard, Hamed Abbasi Zadeh, Patrick P. Mercier</i>	
A -107.8 DB THD+N LOW-EMI MULTI-LEVEL CLASS-D AUDIO AMPLIFIER.....	57
<i>Huajun Zhang, Shoubhik Karmakar, Lucien Breems, Quino Sandifort, Marco Berkhout, Kofi Makinwa, Qinwen Fan</i>	
A DUAL-RAIL HYBRID ANALOG/DIGITAL LDO WITH DYNAMIC CURRENT STEERING FOR TUNABLE HIGH PSRR AND HIGH EFFICIENCY.....	59
<i>Xiaosen Liu, Harish K. Krishnamurthy, Claudia P Barrera, Jing Han, Rajasekhara M. Narayana Bhatla, Scott Chiu, Zakir K. Ahmed, Krishnan Ravichandran, James W. Tschanz, Vivek De</i>	
A 3D-STACKED CORTEX-M0 SOC WITH 20.3GBPS/MM <sup>2</sup> 7.1MW/MM <sup>2</sup> SIMULTANEOUS WIRELESS INTER-TIER DATA AND POWER TRANSFER.....	61
<i>Benjamin J. Fletcher, Terrence Mak, Shidhartha Das</i>	
315-GHZ SELF-SYNCHRONIZING MINIMUM SHIFT KEYING RECEIVER IN 65-NM CMOS .....	63
<i>Ibukunoluwa Momson, Shenggang Dong, Pavan Yelleswarapu, Wooyeol Choi, K. O. Kenneth</i>	
A 4×112 GB/S ADC-DSP BASED MULTISTANDARD RECEIVER IN 7NM FINFET .....	65
<i>Haidang Lin, Charles Boecker, Masum Hossain, Shankar Tangirala, Roxanne Vu, Socrates Vamvakos, Eric Groen, Simon Li, Prashant Choudhary, Nanyan Wang, Masumi Shibata, Hossein Taghavi, Marcus Van Ierssel, Adilhussain Maniyar, Adam Wodkowski, Nhat Nguyen, Shaishav Desai</i>	

A 25×50GB/S 2.22PJ/B NRZ RX WITH DUAL-BANK AND 3-TAP SPECULATIVE DFE FOR MICROPROCESSOR APPLICATION IN 7NM FINFET CMOS.....	67
<i>Yang You, Glen Wiedemeier, Chad Marquart, Chris Steffen, Erik English, Dereje Yilma, Thomas Pham, Venkat Nammi, Jeffrey Okyere, Nathan Blanchard, Akil Sutton, Ze Zhang, David Friend, Diego Barba, Tyler Bohlke, Michael Spear, Vikram Raj, James Crugnale, Daniel Dreps, Pier Andrea Francese, Marcel Kossel, Thomas Morf</i>	
OPEN-SOURCE SYNTHESIZABLE ANALOG BLOCKS FOR HIGH-SPEED LINK DESIGNS: 20-GS/S 5B ENOB ANALOG-TO-DIGITAL CONVERTER AND 5-GHZ PHASE INTERPOLATOR.....	69
<i>Sung-Jin Kim, Zachary Myers, Steven Herbst, Byongchan Lim, Mark Horowitz</i>	
A 28-MW 32-GB/S/PIN 16-QAM SINGLE-ENDED TRANSCEIVER FOR HIGH-SPEED MEMORY INTERFACE .....	71
<i>Jieqiong Du, Jia Zhou, Chia-Jen Liang, Boyu Hu, Yuan Du, Mau-Chung Frank Chang</i>	
A 29% PAE 1.5BIT-DSM-BASED POLAR TRANSMITTER WITH SPUR-MITIGATED INJECTION-LOCKED PLL .....	73
<i>Yuncheng Zhang, Bangan Liu, Xiaofan Gu, Chun Wang, Kiyoshi Yanagisawa, Junjun Qiu, Yun Wang, Jian Pang, Atsushi Shirane, Kenichi Okada</i>	
A 28-GHZ CMOS PHASED-ARRAY BEAMFORMER SUPPORTING DUAL-POLARIZED MIMO WITH CROSS-POLARIZATION LEAKAGE CANCELLATION.....	75
<i>Jian Pang, Zheng Li, Xueting Luo, Joshua Alvin, Rattanan Saengchan, Ashbir Aviat Fadila, Kiyoshi Yanagisawa, Yi Zhang, Zixin Chen, Zhongliang Huang, Xiaofan Gu, Rui Wu, Yun Wang, Dongwon You, Bangan Liu, Zheng Sun, Yucheng Zhang, Hongye Huang, Naoki Oshima, Keiichi Motoi, Shinichi Hori, Kazuaki Kunihiro, Tomoya Kaneko, Atsushi Shirane, Kenichi Okada</i>	
A 293/440 GHZ PUSH-PUSH DOUBLE FEEDBACK OSCILLATORS WITH 5.0/-3.9 DBM OUTPUT POWER AND 2.9/0.6 % DC-TO-RF EFFICIENCY IN 65 NM CMOS .....	77
<i>Dzuhri Radityo Utomo, Dae-Woong Park, Byeonghun Yun, Sang-Gug Lee</i>	
A 247 AND 272 GHZ TWO-STAGE REGENERATIVE AMPLIFIERS IN 65 NM CMOS WITH 18 AND 15 DB GAIN BASED ON DOUBLE-GMAX GAIN BOOSTING TECHNIQUE.....	79
<i>Dae-Woong Park, Dzuhri Radityo Utomo, Jong-Phil Hong, Kristof Vaesen, Piet Wambacq, Sang-Gug Lee</i>	
A 28-GB/S/PIN PAM-4 SINGLE-ENDED TRANSMITTER WITH HIGH-LINEARITY AND IMPEDANCE-MATCHED DRIVER AND 3-POINT ZQ CALIBRATION FOR MEMORY INTERFACES.....	81
<i>Yong-Un Jeong, Hyunkyu Park, Changho Hyun, Suhwan Kim</i>	
A 0.1-PJ/B/DB 28-GB/S MAXIMUM-EYE TRACKING, WEIGHT-ADJUSTING MM CDR AND ADAPTIVE DFE WITH SINGLE SHARED ERROR SAMPLER .....	83
<i>Moon-Chul Choi, Han-Gon Ko, Jonghyun Oh, Hye-Yoon Joo, Kwangho Lee, Deog-Kyoon Jeong</i>	
AN RF TRANSCEIVER WITH FULL DIGITAL INTERFACE SUPPORTING 5G NEW RADIO FR1 WITH 3.84GBPS DL/1.92GBPS UL AND DUAL-BAND GNSS IN 14NM FINFET CMOS.....	85
<i>Sangwook Han, Jaehyuk Jang, Jaeseung Lee, Daechul Jeong, Joonhee Lee, Jongsoo Lee, Chung Lau, Juyoung Han, Sungjun Lee, Jeongyeol Bae, Ikkyun Cho, Sang-Yun Lee, Shinwoong Kim, Jae Hoon Lee, Yanghoon Lee, Jaehong Jung, Junho Huh, Jongwoo Lee, Thomas Cho, Inyup Kang</i>	

A 1.96 GB/S MASSIVE MU-MIMO DETECTOR FOR NEXT-GENERATION CELLULAR SYSTEMS.....	87
<i>Chi-Chih Wen, Yu-Chi Lee, Yi-Chung Wu, Chen-Chien Kao, Chia-Hsiang Yang</i>	
AN ULTRA-LOW LATENCY 7.8–13.6 PJ/B RECONFIGURABLE NEURAL NETWORK-ASSISTED POLAR DECODER WITH MULTI-CODE LENGTH SUPPORT .....	89
<i>Chieh-Fang Teng, Chun-Hsiang Chen, An-Yeu Wu</i>	
A 4.45 MS LOW-LATENCY 3D POINT-CLOUD-BASED NEURAL NETWORK PROCESSOR FOR HAND POSE ESTIMATION IN IMMERSIVE WEARABLE DEVICES .....	91
<i>Dongseok Im, Sanghoon Kang, Donghyeon Han, Sungpill Choi, Hoi-Jun Yoo</i>	
A 1200×1200 8-EDGES/VERTEX FPGA-BASED MOTION-PLANNING ACCELERATOR FOR DUAL-ARM-ROBOT MANIPULATION SYSTEMS .....	93
<i>Atsutake Kosuge, Takashi Oshima</i>	
MANAGING CHIP DESIGN COMPLEXITY IN THE DOMAIN-SPECIFIC SOC ERA.....	95
<i>Yunsup Lee, Andrew Waterman</i>	
MANA: A MONOLITHIC ADIABATIC INTEGRATION ARCHITECTURE MICROPROCESSOR USING 1.4ZJ/OP SUPERCONDUCTOR JOSEPHSON JUNCTION DEVICES .....	97
<i>Christopher L. Ayala, Tomoyuki Tanaka, Ro Saito, Mai Nozoe, Naoki Takeuchi, Nobuyuki Yoshikawa</i>	
32 GHZ 6.5 MW GATE-LEVEL-PIPELINED 4-BIT PROCESSOR USING SUPERCONDUCTOR SINGLE-FLUX-QUANTUM LOGIC .....	99
<i>Koki Ishida, Masamitsu Tanaka, Ikki Nagaoka, Takatsugu Ono, Satoshi Kawakami, Teruo Tanimoto, Akira Fujimaki, Koji Inoue</i>	
Z-PIM: AN ENERGY-EFFICIENT SPARSITY AWARE PROCESSING-IN-MEMORY ARCHITECTURE WITH FULLY-VARIABLE WEIGHT PRECISION .....	101
<i>Ji-Hoon Kim, Juhyoung Lee, Jinsu Lee, Hoi-Jun Yoo, Joo-Young Kim</i>	
A 146.52 TOPS/W DEEP-NEURAL-NETWORK LEARNING PROCESSOR WITH STOCHASTIC COARSE-FINE PRUNING AND ADAPTIVE INPUT/OUTPUT/WEIGHT SKIPPING.....	103
<i>Sangyeob Kim, Juhyoung Lee, Sanghoon Kang, Jinmook Lee, Hoi-Jun Yoo</i>	
2X-BANDWIDTH BURST 6T-SRAM FOR MEMORY BANDWIDTH LIMITED WORKLOADS .....	105
<i>Charles Augustine, Somnath Paul, Turbo Majumder, James Tschanz, Muhammad Khellah, Vivek De</i>	
A 14.7MB/MM <sup>2</sup> 28NM FDSOI STT-MRAM WITH CURRENT STARVED READ PATH, 52Ω/SIGMA OFFSET VOLTAGE SENSE AMPLIFIER AND FULLY TRIMMABLE CTAT REFERENCE .....	107
<i>El Mehdi Boujamaa, Samsudeen Mohamed Ali, Steve Ngueya Wandji, Alexandra Gourio, Suksoo Pyo, Gwanhyeob Koh, Yoonjong Song, Taejoong Song, Jongwook Kye, Jean Christophe Vial, Andrew Sowden, Manuj Rathor, Cyrille Dray</i>	
A 65NM 16KB SRAM WITH 131.5PW LEAKAGE AT 0.9V FOR WIRELESS IOT SENSOR NODES.....	109
<i>Shourya Gupta, Daniel S. Truesdell, Benton H. Calhoun</i>	

1.03PW/B ULTRA-LOW LEAKAGE VOLTAGE-STACKED SRAM FOR INTELLIGENT EDGE PROCESSORS .....	111
<i>Jingcheng Wang, Hyochan An, Qirui Zhang, Hun Seok Kim, David Blaauw, Dennis Sylvester</i>	
A 10NM SRAM DESIGN USING GATE-MODULATED SELF-COLLAPSE WRITE ASSIST ENABLING 175MV $V_{MIN}$ REDUCTION WITH NEGLIGIBLE POWER OVERHEAD.....	113
<i>Zheng Guo, Jami Wiedemer, Yusung Kim, Prithvee Sundararajan Ramamoorthy, Prateeksha Bindiganavile Sathyaprasad, Smita Shridharan, Daeyeon Kim, Eric Karl</i>	
A 29.2 MB/MM <sup>2</sup> ULTRA HIGH DENSITY SRAM MACRO USING 7NM FINFET TECHNOLOGY WITH DUAL-EDGE DRIVEN WORDLINE/BITLINE AND WRITE/READ- ASSIST CIRCUIT.....	115
<i>Yoshisato Yokoyama, Miki Tanaka, Koji Tanaka, Masao Morimoto, Makoto Yabuuchi, Yuichiro Ishii, Shinji Tanaka</i>	
LOW SWING AND COLUMN MULTIPLEXED BITLINE TECHNIQUES FOR LOW-VMIN, NOISE-TOLERANT, HIGH-DENSITY, 1R1W 8T-BITCELL SRAM IN 10NM FINFET CMOS.....	117
<i>J. P. Kulkarni, A. Malavasi, C. Augustine, C. Tokunaga, J. Tschanz, M. M. Khellah, V. De</i>	
A 7NM FIN-FET 4.04-MB/MM <sup>2</sup> TCAM WITH IMPROVED ELECTROMIGRATION RELIABILITY USING FAR-SIDE DRIVING SCHEME AND SELF-ADJUST REFERENCE MATCH-LINE AMPLIFIER .....	119
<i>Makoto Yabuuchi, Masao Morimoto, Yasumasa Tsukamoto, Shinji Tanaka</i>	
A 28NM 1.5MB EMBEDDED 1T2R RRAM WITH 14.8 MB/MM <sup>2</sup> USING SNEAKING CURRENT SUPPRESSION AND COMPENSATION TECHNIQUES.....	121
<i>Jianguo Yang, Xiaoyong Xue, Xiaoxin Xu, Hangbing Lv, Feng Zhang, Xiaoyang Zeng, Meng-Fan Chang, Ming Liu</i>	
A 22NM 96KX144 RRAM MACRO WITH A SELF-TRACKING REFERENCE AND A LOW RIPPLE CHARGE PUMP TO ACHIEVE A CONFIGURABLE READ WINDOW AND A WIDE OPERATING VOLTAGE RANGE.....	123
<i>Chung-Cheng Chou, Zheng-Jun Lin, Chien-An Lai, Chin-I Su, Pei-Ling Tseng, Wei-Chi Chen, Wu-Chin Tsai, Wen-Ting Chu, Tong-Chern Ong, Harry Chuang, Yu-Der Chih, Tsung-Yung Jonathan Chang</i>	
A 28NM 10MB EMBEDDED FLASH MEMORY FOR IOT PRODUCT WITH ULTRA-LOW POWER NEAR-1V SUPPLY VOLTAGE AND HIGH TEMPERATURE FOR GRADE 1 OPERATION .....	125
<i>Hoyoung Shin, Jisung Kim, Shinwuk Kang, Sungung Kwak</i>	
A 1.8 GB/S/PIN 16TB NAND FLASH MEMORY MULTI-CHIP PACKAGE WITH F-CHIP OF TOGGLE 4.0 SPECIFICATION FOR HIGH PERFORMANCE AND HIGH CAPACITY STORAGE SYSTEMS.....	127
<i>Jang-Woo Lee, Daehoon Na, Anil Kavala, Hwasuk Cho, Junha Lee, Manjae Yang, Eunjin Song, Tongsung Kim, Seon-Kyoo Lee, Dong-Su Jang, Byung-Kwan Chun, Youngmin Jo, Sunwon Jung, Doo-Il Jung, Chanho Kim, Daewoon Kang, Tae-Sung Lee, Byunghoon Jeong, Chiweon Yoon, Dongku Kang, Seungjae Lee, Jungdon Ihm, Dae Seok Byeon, Jin-Yup Lee, Sangjoon Hwang, Jai Hyuk Song</i>	
DUAL-PORT FIELD-FREE SOT-MRAM ACHIEVING 90-MHZ READ AND 60-MHZ WRITE OPERATIONS UNDER 55-NM CMOS TECHNOLOGY AND 1.2-V SUPPLY VOLTAGE .....	129
<i>M. Natsui, A. Tamakoshi, H. Honjo, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, Y. Ma, H. Shen, S. Fukami, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu</i>	



AN 8Ω, 1.4W, 0.0024% THD+N CLASS-D AUDIO AMPLIFIER WITH BRIDGE-TIED LOAD HALF-SIDE SWITCHING MODE ACHIEVING LOW STANDBY QUIESCENT CURRENT OF 660μA.....	131
<i>Ji-Hun Lee, Gyeong-Gu Kang, Min-Woo Ko, Gyu-Hyeong Cho, Hyun-Sik Kim</i>	
A 0.0046MM <sup>2</sup> 6.7μW THREE-STAGE AMPLIFIER CAPABLE OF DRIVING 0.5-TO-1.9NF CAPACITIVE LOAD WITH >0.68MHZ GBW WITHOUT COMPENSATION ZERO.....	133
<i>Hongseok Shin, Jinuk Kim, Doojin Jang, Donghee Cho, Yoontae Jung, Hyungjoo Cho, Unbong Lee, Chul Kim, Sohyung Ha, Minkyu Je</i>	
A SINGLE-TRIM SWITCHED CAPACITOR CMOS BANDGAP REFERENCE WITH A 3σ INACCURACY OF +0.02%, -0.12% FOR BATTERY MONITORING APPLICATIONS.....	135
<i>Jun-Ho Boo, Kang-Il Cho, Ho-Jin Kim, Jae-Geun Lim, Yong-Sik Kwak, Seung-Hoon Lee, Gil-Cho Ahn</i>	
A 0.25-V, 5.3-PW VOLTAGE REFERENCE WITH 25-μV/°C TEMPERATURE COEFFICIENT, 140-μV/V LINE SENSITIVITY AND 2,200-μM <sup>2</sup> AREA IN 180NM.....	137
<i>Luigi Fassio, Longyang Lin, Raffaele De Rose, Marco Lanuzza, Felice Crupi, Massimo Alioto</i>	
A 6.78 MHZ WIRELESS POWER TRANSFER SYSTEM ENABLING PERPENDICULAR WIRELESS POWERING WITH EFFICIENCY INCREASE FROM 0.02% TO 48.2% BY ADAPTIVE MAGNETIC FIELD ADDER IC INTEGRATING SHARED COUPLING COEFFICIENT SENSOR .....	139
<i>Hao Qiu, Toru Sai, Makoto Takamiya</i>	
A DOMINO BOOTSTRAPPING 12V GAN DRIVER FOR DRIVING AN ON-CHIP 650V EGAN POWER SWITCH FOR 96% HIGH EFFICIENCY .....	141
<i>Hsuan-Yu Chen, Wei-Tin Lin, Cheng-Hsiang Liao, Zong-Yi Lin, Zhi-Qiang Zhang, Yu-Yung Kao, Ke-Horng Chen, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai</i>	
A PERFORMANCE-FLEXIBLE ENERGY-OPTIMIZED AUTOMOTIVE-GRADE CORTEX-R4F SOC THROUGH COMBINED AVS/ABB/BIAS-IN-MEMORY-ARRAY CLOSED-LOOP REGULATION IN 28NM FD-SOI.....	143
<i>R. G. Gomez, E. Bano, A. Cathelin, S. Clerc</i>	
A SCA-RESISTANT AES ENGINE IN 14NM CMOS WITH TIME/FREQUENCY-DOMAIN LEAKAGE SUPPRESSION USING NON-LINEAR DIGITAL LDO CASCADED WITH ARITHMETIC COUNTERMEASURES .....	145
<i>Raghavan Kumar, Xiaosen Liu, Vikram Suresh, Harish Krishnamurthy, Mark Anders, Himanshu Kaul, Krishnan Ravichandran, Vivek De, Sanu Mathew</i>	
A 0.26% BER, 1028 CHALLENGE-RESPONSE MACHINE-LEARNING RESISTANT STRONG-PUF IN 14NM CMOS FEATURING STABILITY-AWARE ADVERSARIAL CHALLENGE SELECTION .....	147
<i>Vikram Suresh, Raghavan Kumar, Mark Anders, Himanshu Kaul, Vivek De, Sanu Mathew</i>	
A 435MHZ, 2.5MBPS/W SIDE-CHANNEL-ATTACK RESISTANT CRYPTO-PROCESSOR FOR SECURE RSA-4K PUBLIC-KEY ENCRYPTION IN 14NM CMOS .....	149
<i>Raghavan Kumar, Sudhir Satpathy, Vikram Suresh, Mark Anders, Himanshu Kaul, Vivek De, Sanu Mathew</i>	
A PROACTIVE VOLTAGE-DROOP-MITIGATION SYSTEM IN A 7NM HEXAGON™ PROCESSOR.....	151
<i>Vijay Kiran Kalyanam, Eric Mahurin, Keith Bowman, Jacob Abraham</i>	

UNICAP-2: PHASE-LOCKED ADAPTIVE CLOCKING WITH RAPID CLOCK CYCLE RECOVERY IN 65NM CMOS.....	153
<i>Xun Sun, Akshat Boora, Rajesh Pamula, Chi-Hsiang Huang, Diego Peña-Colaiocco, Visvesh S. Sathe</i>	
LOW-CLOCK-POWER DIGITAL STANDARD CELL IPS FOR HIGH-PERFORMANCE GRAPHICS/AI PROCESSORS IN 10NM CMOS .....	155
<i>Steven Hsu, Amit Agarwal, Simeon Realov, Mark Anders, Gregory Chen, Monodeep Kar, Raghavan Kumar, Huseyin Sumbul, Phil Knag, Himanshu Kaul, Vikram Suresh, Sanu Mathew, Iqbal Rajwani, Satish Damaraju, Ram Krishnamurthy, Vivek De</i>	
A 785NW MULTIMODAL (V/I/R) SENSOR INTERFACE IC FOR OZONE POLLUTANT SENSING AND CORRELATED CARDIOVASCULAR DISEASE MONITORING.....	157
<i>Peng Wang, Rishika Agarwala, Henry L. Bishop, Anjana Dissanayake, Benton H. Calhoun</i>	
A 200 $\mu$ W EDDY CURRENT DISPLACEMENT SENSOR WITH 6.7NM <sub>RMS</sub> RESOLUTION.....	159
<i>Matheus Pimenta, Çagri Gürleyük, Paul Walsh, Daniel O'Keeffe, Masoud Babaie, Kofi Makinwa</i>	
A 0.72 NW, 1 SAMPLE/S FULLY INTEGRATED PH SENSOR WITH 65.8 LSB/PH SENSITIVITY.....	161
<i>Yihan Zhang, Filipe A. Cardoso, Kenneth L. Shepard</i>	
AN 8-ELEMENT FREQUENCY-SELECTIVE ACOUSTIC BEAMFORMER AND BITSTREAM FEATURE EXTRACTOR WITH 60 MEL-FREQUENCY ENERGY FEATURES ENABLING 95% SPEECH RECOGNITION ACCURACY.....	163
<i>Seungjong Lee, Taewook Kang, John Bell, Mohammad R. Haghighat, Alberto J. Martinez, Michael Flynn</i>	
A -105DB THD 88DB-SNDR VCO-BASED SENSOR FRONT-END ENABLED BY BACKGROUND-CALIBRATED DIFFERENTIAL PULSE CODE MODULATION.....	165
<i>Jiannan Huang, Patrick P. Mercier</i>	
A 4.3FJ/CONVERSION-STEP 6440 $\mu$ M <sup>2</sup> ALL-DYNAMIC CAPACITANCE-TO-DIGITAL CONVERTER WITH ENERGY-EFFICIENT CHARGE REUSE.....	167
<i>Haoming Xin, Kevin Pelzers, Peter Baltus, Eugenio Cantatore, Pieter Harpe</i>	
SAMPLE AND AVERAGE COMMON-MODE FEEDBACK IN A 101 NW ACOUSTIC AMPLIFIER.....	169
<i>Rohit Rothe, Sechang Oh, Kyojin Choo, Seokhyeon Jeong, Minchang Cho, Dennis Sylvester, David Blaauw</i>	
A RECONFIGURABLE HIGH-BANDWIDTH CMOS-MEMS CAPACITIVE ACCELEROMETER ARRAY WITH HIGH-G MEASUREMENT CAPABILITY AND LOW BIAS INSTABILITY .....	171
<i>Xiaoliang Li, Vincent P. J. Chung, Metin G. Guney, Tamal Mukherjee, Gary K. Fedder, Jeyanandh Paramesh</i>	
A 170 $\mu$ W IMAGE SIGNAL PROCESSOR ENABLING HIERARCHICAL IMAGE RECOGNITION FOR INTELLIGENCE AT THE EDGE.....	173
<i>Hyochan An, Siddharth Venkatesan, Sam Schiferl, Tim Wesley, Qirui Zhang, Jingcheng Wang, Kyojin Choo, Shiyu Liu, Bowen Liu, Ziyun Li, Hengfei Zhong, Luyao Gong, David Blaauw, Ronald Dreslinski, Dennis Sylvester, Hun Seok Kim</i>	

A 0.05PJ/PIXEL 70FPS FHD 1MEPS EVENT-DRIVEN VISUAL DATA PROCESSING UNIT .....	175
<i>S. Paul, T. Majumder, C. Augustine, A. F. Malavasi, S. Usirikayala, R. Kumar, J. Kollikunnel, S. Chhabra, S. Yada, M. L. Barajas, C. Ornelas, D. Lake, M. M. Khellah, J. Tschanz, V. De</i>	
A 65NM IMAGE PROCESSING SOC SUPPORTING MULTIPLE DNN MODELS AND REAL-TIME COMPUTATION-COMMUNICATION TRADE-OFF VIA ACTOR-CRITICAL NEURO-CONTROLLER.....	177
<i>Ningyuan Cao, Baibhab Chatterjee, Minxiang Gong, Muya Chang, Shreyas Sen, Arijit Raychowdhury</i>	
A RAY-CASTING ACCELERATOR IN 10NM CMOS FOR EFFICIENT 3D SCENE RECONSTRUCTION IN EDGE ROBOTICS AND AUGMENTED REALITY APPLICATIONS.....	179
<i>Monodeep Kar, Amit Agarwal, Steven Hsu, David Moloney, Gregory Chen, Raghavan Kumar, Huseyin Sumbul, Phil Knag, Mark Anders, Himanshu Kaul, Jonathan Byrne, Luca Sarti, Ram Krishnamurthy, Vivek De</i>	
17.3 GCUPS PRUNING-BASED PAIR-HIDDEN-MARKOV-MODEL ACCELERATOR FOR NEXT-GENERATION DNA SEQUENCING .....	181
<i>Xiao Wu, Arun Subramaniyan, Zhehong Wang, Satish Narayanasamy, Reetu Das, David Blaauw</i>	
AN ARTIFICIAL IRIS ASIC WITH HIGH VOLTAGE LIQUID CRYSTAL DRIVER, 10 NA LIGHT RANGE DETECTOR AND 40 NA BLINK DETECTOR FOR LCD FLICKER REMOVAL .....	183
<i>Bogdan C. Raducanu, Samira Zali Asl, Stefano Stanzione, Chris Van Liempd, Andrés Vásquez Quintero, Herbert De Smet, Johan De Baets, Chris Van Hoof, Nick Van Helleputte</i>	
A PACKAGED INGESTIBLE BIO-PILL WITH 15-PIXEL MULTIPLEXED FLUORESCENCE NUCLEIC-ACID SENSOR AND BI-DIRECTIONAL WIRELESS INTERFACE FOR IN-VIVO BIO-MOLECULAR SENSING .....	185
<i>Chengjie Zhu, Yuhan Wen, Tao Liu, Haw Yang, Kaushik Sengupta</i>	
A 3.0 $\mu$ W@5FPS QQVGA SELF-CONTROLLED WAKE-UP IMAGER WITH ON-CHIP MOTION DETECTION, AUTO-EXPOSURE AND OBJECT RECOGNITION.....	187
<i>Arnaud Verdant, William Guicquero, Nicolas Royer, Guillaume Moritz, Sébastien Martin, Florent Lepin, Sylvain Choisnet, Fabrice Guellec, Benoît Deschamps, Sylvain Clerc, Jérôme Chossat</i>	
A PRESSURE SENSING SYSTEM WITH $\pm 0.75$ MMHG ( $3\sigma$ ) INACCURACY FOR BATTERY-POWERED LOW POWER IOT APPLICATIONS.....	189
<i>Seokhyeon Jeong, Yejoong Kim, Gyouho Kim, David Blaauw</i>	
A PORTABLE NMR SYSTEM WITH 50-KHZ IF, 10-US DEAD TIME, AND FREQUENCY TRACKING .....	191
<i>Sungjin Hong, Nan Sun</i>	
1024-ELECTRODE HYBRID VOLTAGE/CURRENT-CLAMP NEURAL INTERFACE SYSTEM-ON-CHIP WITH DYNAMIC INCREMENTAL-SAR ACQUISITION .....	193
<i>Jun Wang, Akshay Paul, Dinghong Zhang, Jiajia Wu, Yuchen Xu, Yimin Zou, Chul Kim, Gert Cauwenberghs</i>	
HIGH-DENSITY AND LARGE-SCALE MEA SYSTEM FEATURING 236,880 ELECTRODES AT 11.72 $\mu$ M PITCH FOR NEURONAL NETWORK ANALYSIS .....	195
<i>Yuri Kato, Yoshihisa Matoba, Katsumi Honda, Koji Ogawa, Kan Shimizu, Masataka Maehara, Atsushi Fujiwara, Aoi Odawara, Chigusa Yamane, Naohiko Kimizuka, Jun Ogi, Tadayuki Taura, Ikuro Suzuki, Yusuke Oike</i>	

A 2D-SPAD ARRAY AND READ-OUT AFE FOR NEXT-GENERATION SOLID-STATE LIDAR.....	197
<i>Tuan Thanh Ta, Hiroshi Kubota, Koichi Kokubun, Toshiki Sugimoto, Masatoshi Hirono, Mitsuhiro Sengoku, Hisaaki Katagiri, Hidenori Okuni, Satoshi Kondo, Shinichi Ohtsuka, Honam Kwon, Keita Sasaki, Yutaka Ota, Kazuhiro Suzuki, Katsuyuki Kimura, Kentaro Yoshioka, Akihide Sai, Nobu Matsumoto</i>	
A 36-CHANNEL SPAD-INTEGRATED SCANNING LIDAR SENSOR WITH MULTI-EVENT HISTOGRAMMING TDC AND EMBEDDED INTERFERENCE FILTER .....	199
<i>Hyeongseok Seo, Heesun Yoon, Dongkyu Kim, Jungwoo Kim, Seong-Jin Kim, Jung-Hoon Chun, Jaehyuk Choi</i>	
A LOW NOISE READ-OUT IC WITH GATE DRIVER FOR FULL FRONT DISPLAY AREA OPTICAL FINGERPRINT SENSORS.....	201
<i>Y. Kwon, M. Kim, S. Park, M. Jeong, S. M. Lee, S. H. Lee, W. H. Lee, Y. K. Choi, J. Y. Lee</i>	
AN ALWAYS-ON 4× COMPRESSIVE VGA CMOS IMAGER WITH 51PJ/PIXEL AND >32DB PSNR.....	203
<i>Wenda Zhao, Chanmin Park, Injun Park, Nan Sun, Youngcheol Chae</i>	
A 50.7DB-DR FINGER-RESISTANCE EXTRACTABLE MULTI-TOUCH SENSOR IC ACHIEVING FINGER-CLASSIFICATION ACCURACY OF 97.7% ON 6.7-INCH CAPACITIVE TOUCH SCREEN PANEL.....	205
<i>Tae-Gyun Song, Dong-Kyu Kim, Jeong-Hyun Cho, Ji-Hun Lee, Hyun-Sik Kim</i>	
A 0.5V, 6.2μW, 0.059MM <sup>2</sup> SINUSOIDAL CURRENT GENERATOR IC WITH 0.088% THD FOR BIO-IMPEDANCE SENSING .....	207
<i>Kwantae Kim, Changhyeon Kim, Sungpill Choi, Hoi-Jun Yoo</i>	
MULTI-SENSOR PLATFORM WITH FIVE-ORDER-OF-MAGNITUDE SYSTEM POWER ADAPTATION DOWN TO 3.1NW AND SUSTAINED OPERATION UNDER MOONLIGHT HARVESTING .....	209
<i>Longyang Lin, Saurabh Jain, Massimo Alioto</i>	
A MONOLITHICALLY INTEGRATED SILICON PHOTONICS 8×8 SWITCH IN 90NM SOI CMOS.....	211
<i>Jonathan E. Proesel, Nicolas Dupuis, Herschel Ainspan, Christian W. Baks, Fuad Doany, Nicolas Boyer, Elaine Cyr, Benjamin G. Lee</i>	
INDUSTRIAL IOT WITH CRYSTAL-FREE MOTE-ON-CHIP .....	213
<i>Tengfei Chang, Timothy Claeys, Mališa Vucinic, Xavi Vilajosana, Titan Yuan, Brad Wheeler, Filip Maksimovic, David Burnett, Brian Kilberg, Kris Pister, Thomas Watteyne</i>	
A MULTICHANNEL, MEMS-LESS -99DBM 260NW BIT-LEVEL DUTY CYCLED WAKEUP RECEIVER .....	215
<i>Anjana Dissanayake, Henry L. Bishop, Jesse Moody, Henry Muhlbauer, Benton H. Calhoun, Steven M. Bowers</i>	
A 4.4μW -92/-90.3DBM SENSITIVITY DUAL-MODE BLE/WI-FI WAKE-UP RECEIVER.....	217
<i>Po-Han Peter Wang, Patrick P. Mercier</i>	
A 8.7PPM/°C, 694NW, ONE-POINT CALIBRATED RC OSCILLATOR USING A NONLINEARITY-AWARE DUAL PHASE-LOCKED LOOP AND DSM-CONTROLLED FREQUENCY-LOCKED LOOPS .....	219
<i>Giorgio Cristiano, Jiawei Liao, Alessandro Novello, Gabriele Atzeni, Taekwang Jang</i>	

A 0.5V 560KHZ 18.8FJ/CYCLE ULTRA-LOW ENERGY OSCILLATOR IN 65NM CMOS WITH 96.1PPM/°C STABILITY USING A DUTY-CYCLED DIGITAL FREQUENCY-LOCKED LOOP ..... 221  
*Daniel S. Truesdell, Shuo Li, Benton H. Calhoun*

A 0.9PJ/CYCLE 8PPM/°C DFLL-BASED WAKEUP TIMER ENABLED BY A TIME-DOMAIN TRIMMING AND AN EMBEDDED TEMPERATURE SENSING ..... 223  
*Ming Ding, Minyoung Song, Evgenii Tiurin, Stefano Traferro, Yao-Hong Liu, Christian Bachmann*

A 120–330V, SUB-μA, 4-CHANNEL DRIVER FOR MICROROBOTIC ACTUATORS WITH WIRELESS-OPTICAL POWER DELIVERY AND OVER 99% CURRENT EFFICIENCY ..... 225  
*Jan S. Rentmeister, M. Hassan Kiani, Kristofer Pister, Jason T. Stauth*

AN N-PATH SWITCHED-CAPACITOR RECTIFIER FOR PIEZOELECTRIC ENERGY HARVESTING ACHIEVING 13.9× POWER EXTRACTION IMPROVEMENT ..... 227  
*Loai G. Salem*

**Author Index**