

2020 IEEE Silicon Nanoelectronics Workshop (SNW 2020)

**Honolulu, Hawaii, USA
13 – 14 June 2020**



**IEEE Catalog Number: CFP20SNW-POD
ISBN: 978-1-7281-9736-4**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20SNW-POD
ISBN (Print-On-Demand):	978-1-7281-9736-4
ISBN (Online):	978-1-7281-9735-7
ISSN:	2161-4636

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>HAFNIUM OXIDE AS AN ENABLER FOR COMPETITIVE FERROELECTRIC DEVICES 1 <i>Thomas Mikolajick, Halid Mulaosmanovic, Patrick Lomenzo, Michael Hoffmann, Stefan Slesazeck, Uwe Schroeder</i></p>	1
<p>STATE-OF-THE-ART IN SILICON QUANTUM COMPUTER DEVELOPMENT 3 <i>Kohei M. Itoh</i></p>	3
<p>PERFORMANCE ASSESSMENT OF BEOL-INTEGRATED HFO₂-BASED FERROELECTRIC CAPACITORS FOR FERAM MEMORY ARRAYS 5 <i>L. Grenouillet, T. Francois, J. Coignus, N. Vaxelaire, C. Carabasse, F. Triozon, C. Richter, U. Schroeder, E. Nowak</i></p>	5
<p>RECORD FAST POLARIZATION SWITCHING OBSERVED IN FERROELECTRIC HAFNIUM OXIDE CROSSBAR ARRAYS 7 <i>Xiao Lyu, Mengwei Si, Pragma R. Shrestha, Jason P. Campbell, Kin P. Cheung, Peide D. Ye</i></p>	7
<p>ON THE PHYSICAL ORIGINS OF TIME-DEPENDENT STEEP SS IN FEFET 9 <i>Xiuyan Li, Yulong Dong, Jingquan Liu</i></p>	9
<p>FERROELECTRIC TUNNEL JUNCTION OPTIMIZATION BY PLASMA-ENHANCED ATOMIC LAYER DEPOSITION 11 <i>Jae Hur, Yuan-Chun Luo, Panni Wang, Nujhat Tasneem, Asif Islam Khan, Shimeng Yu</i></p>	11
<p>PROCESS AND STRUCTURE CONSIDERATIONS FOR THE POST FINFET ERA 13 <i>Chun-Jung Su, Po-Jung Sung, Kuo-Hsing Kao, Yao-Jen Lee, Wen-Fa Wu, Wen-Kuan Yeh</i></p>	13
<p>INTEGRATION OF ALD HIGH-K DIPOLE LAYERS INTO CMOS SOI NANOWIRE FETS FOR BI-DIRECTIONAL THRESHOLD VOLTAGE ENGINEERING 15 <i>Wonil Chung, Dongqi Zheng, Wei-E Wang, Mark Rodder, Peide D. Ye</i></p>	15
<p>VERTICAL INAS/INGAASSB/GASB NANOWIRE TUNNEL FETS ON SI WITH DRAIN FIELD-PLATE AND EOT = 1 NM ACHIEVING S_{MIN} = 32 MV/DEC AND G_M/I_D = 100 V⁻¹ 17 <i>Abinaya Krishnaraja, Johannes Svensson, Lars-Erik Wernersson</i></p>	17
<p>PROBABILISTIC COMPUTING BASED ON SPINTRONICS TECHNOLOGY 21 <i>Shunsuke Fukami, William A. Borders, Ahmed Z. Pervaiz, Kerem Y. Camsari, Supriyo Datta, Hideo Ohno</i></p>	21
<p>A SELF-ALIGN GATE-LAST RESISTIVE GATE SWITCHING FINFET NONVOLATILE MEMORY FEASIBLE FOR EMBEDDED APPLICATIONS 23 <i>W. Y. Yang, E. R. Hsieh, C. H. Cheng, Steve S. Chung</i></p>	23
<p>DESIGN AND ANALYSIS OF CORE-GATE SHELL-CHANNEL 1T1R DRAM 25 <i>Md. Hasan Raza Ansari, Jae Yoon Lee, Seongjae Cho, Byung-Gook Park</i></p>	25
<p>FLASH MEMORY BASED COMPUTING-IN-MEMORY TO SOLVE TIME-DEPENDENT PARTIAL DIFFERENTIAL EQUATIONS 27 <i>Yang Feng, Xuepeng Zhan, Jiezhi Chen</i></p>	27
<p>A NOVEL HIGH-DENSITY AND LOW-POWER TERNARY CONTENT ADDRESSABLE MEMORY DESIGN BASED ON 3D NAND FLASH 29 <i>H. Z. Yang, P. Huang, R. Z. Han, Y. C. Xiang, Y. Feng, B. Gao, J. Z. Chen, L. F. Liu, X. Y. Liu, J. F. Kang</i></p>	29

SILICON QUANTUM DOT DEVICES FOR SPIN-BASED QUANTUM COMPUTING	31
<i>Tetsuo Kodera</i>	
INTEGRATED CIRCUITS COMPOSED OF NANOWIRE AND SINGLE-ELECTRON TRANSISTORS OPERATING AT ROOM TEMPERATURE.....	33
<i>Tomoko Mizutani, Kiyoshi Takeuchi, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto</i>	
A STUDY OF SINGLE-ELECTRON TUNNELING FUNCTIONALITIES IN HIGHLY-DOPED SILICON-ON-INSULATOR JUNCTIONLESS TRANSISTORS	35
<i>T. Teja Jupalli, G. Prabhudesai, M. Hasan, A. Debnath, P. Jeevan Kumar, M. Tabe, D. Moraru</i>	
DOUBLE-GATE SINGLE-ELECTRON DEVICES FORMED BY SINGLE-LAYERED FE NANODOT ARRAY	37
<i>Takayuki Gyakushi, Yuki Asai, Beommo Byun, Ikuma Amano, Atsushi Tsurumaki-Fukuchi, Masashi Arita, Yasuo Takahashi</i>	
A NOVEL HIGH-DENSITY AND LOW-POWER TERNARY CONTENT ADDRESSABLE MEMORY DESIGN BASED ON 3D NAND FLASH.....	39
<i>H. Z. Yang, P. Huang, R. Z. Han, Y. C. Xiang, Y. Feng, B. Gao, J. Z. Chen, L. F. Liu, X. Y. Liu, J. F. Kang</i>	
CHARGE-ASSISTED RECOVERY AND DEGRADATION IN CHARGE-TRAPPING 3D NAND FLASH MEMORY, EXPERIMENTAL EVIDENCES AND THEORETICAL PERSPECTIVES.....	41
<i>Xiaolei Ma, Rui Cao, Fei Wang, Xuepeng Zhan, Jiezh Chen</i>	
APPROXIMATE 3D-TLC NAND FLASH WRITE WITH INITIAL ERROR INJECTION FOR APPLICATION-LEVEL RELIABILITY IMPROVEMENT OF MACHINE LEARNING-BASED COMPUTING	43
<i>Shun Suzuki, Hiroki Aihara, Keita Mizushina, Shin Yamaguchi, Ken Takeuchi</i>	
A NOVEL QUASI-SLC(QSLC) PROGRAM/ERASE SCHEME IN ULTRA-DENSIFIED CHARGE-TRAPPING 3D NAND FLASH MEMORY TO ENHANCE SYSTEM LEVEL PERFORMANCE	45
<i>Yuanpeng Li, Qianwen Wang, Xuepeng Zhan, Menghua Jia, Rui Cao, Jiezh Chen</i>	
3840X RELIABILITY ENHANCED ROBUST NAND FLASH OPTIMIZED TO STORE WEIGHT DATA FOR OBJECT DETECTION AND SEMANTIC SEGMENTATION OF SELF- DRIVING CAR AT HIGH TEMPERATURE.....	47
<i>Keita Mizushina, Shun Suzuki, Hiroki Aihara, Ken Takeuchi</i>	
SPATIAL COLOR-PERCEIVED DATA CONTROL OF 3D-TLC NAND FLASH FOR IMAGE DETECTION.....	49
<i>Chihiro Matsui, Shun Suzuki, Ken Takeuchi</i>	
PERFORMANCE ENHANCEMENT OF BF_2^+ IMPLANTED POLY-SI JUNCTIONLESS TRANSISTORS BY BORON SEGREGATION AND FLUORINE EFFECT	51
<i>Min-Ju Ahn, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto</i>	
CRYSTALLINITY EFFECT ON RELIABILITY OF SIDEWALL DAMASCENED NANOWIRE POLY-SI GAA FETS.....	53
<i>Chuan-Hui Shen, Wei-Yen Chen, Chun-Chih Chung, Yu-En Huang, Tien-Sheng Chao</i>	

SUPERIOR SUBTHRESHOLD SLOPE OF GATE-ALL-AROUND (GAA) P-TYPE POLY-SI JUNCTIONLESS NANOWIRE TRANSISTORS WITH HIGHLY SUPPRESSED GRAIN BOUNDARY DEFECTS	55
<i>Min-Ju Ahn, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto</i>	
CHARACTERISTICS OF DUAL-GATED POLY-SI JUNCTIONLESS NANOWIRE TRANSISTORS WITH ASYMMETRICAL SOURCE/DRAIN OFFSETS	57
<i>You-Tai Chang, Ruei-Jen Wu, Kang-Ping Peng, Chun-Jung Su, Pei-Wen Li, Horng-Chih Lin</i>	
GE AND GESN-BASED NANO-ELECTRONIC AND PHOTONIC DEVICES	59
<i>Xiao Gong, Ying Wu, Dian Lei, Shengqiang Xu, Kaizhen Han</i>	
POLARIZATION DEPENDENCE OF INCIDENT ANGLE SENSITIVITY IN SOI PHOTODIODE WITH 2D HOLE ARRAY GRATING	63
<i>Anitharaj Nagarajan, Shusuke Hara, Hiroaki Satoh, Aruna Priya Panchanathan, Hiroshi Inokawa</i>	
PHOTON-NUMBER STATISTICS OBSERVED BY SOI MOSFET SINGLE-PHOTON DETECTOR WITH REAL-TIME SIGNAL PROCESSING.....	65
<i>Revathi Manivannan, Hiroaki Satoh, Hiroshi Inokawa</i>	
SCALED TRANSISTORS WITH 2D MATERIALS FROM THE 300MM FAB	67
<i>I. Asselberghs, T. Schram, Q. Smets, B. Groven, S. Brems, A. Phommahaxay, D. Cott, E. Dupuy, D. Radisic, J.-F. De Marneffe, A. Thiam, W. Li, K. Devriendt, A. Gaur, T. Maurice, D. Lin, P. Morin, I. P. Radu</i>	
HALF-MESHED AND FULLY-MESHED SUSPENDED GRAPHENE FOR TRANSPORT GAP ENGINEERING	69
<i>Fayong Liu, Manoharan Muruganathan, Shinichi Ogawa, Yukinori Morita, Marek Schmidt, Hiroshi Mizuta</i>	
A COMPUTATIONAL PERFORMANCE EVALUATION OF NEGATIVE-CAPACITANCE MOSFETS BASED ON ULTRA-THIN BODY SILICON AND MONOLAYER MOS ₂	71
<i>Sheng Luo, Xiaoyi Zhang, Gengchiao Liang</i>	
DECONVOLUTION OF HOT CARRIER AND COLD CARRIER INJECTION IN ZNO TFTS	73
<i>P. Bolshakov, R. A. Rodriguez-Davila, M. Quevedo-Lopez, C. D. Young</i>	
REALIZATION OF DIVERSE SPIKE-TIMING-DEPENDENT PLASTICITY WITH NANOSECOND TIMESCALE BASED ON METAL OXIDE RESISTIVE SWITCHING MEMORY	75
<i>Ruiyi Li, Peng Huang, Yulin Feng, Zheng Zhou, Xiangyu Wang, Wensheng Shen, Xiangxiang Ding, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang</i>	
UNSUPERVISED LEARNING ARCHITECTURE BASED ON SPIKE-TIMING-DEPENDENT PLASTICITY USING FLASH MEMORY SYNAPTIC DEVICES	77
<i>Won-Mook Kang, Soochang Lee, Jangsaeng Kim, Byung-Gook Park, Jong-Ho Lee</i>	
EFFECTS OF THERMAL ANNEALING ON TA ₂ O ₅ BASED CMOS COMPATIBLE RRAM	79
<i>Somsubhra Chakrabarti, Jia Min Ang, Jia Rui Thong, Kunqi Hou, Mun Yin Chee, Putu Andhita Dananjaya, Desmond Loy Jia Jun, Yong Chiang Ee, Wen Siang Lew</i>	
HIGHLY SCALABLE 4F ² CELL TRANSISTOR FOR FUTURE DRAM TECHNOLOGY	81
<i>Kyung Kyu Min, Sungmin Hwang, Jong-Ho Lee, Byung-Gook Park</i>	

WEIGHTED SYNAPTIC BEHAVIORS OF HFON BASED RRAM DEVICE BY A NOVEL WAVEFORM MODULATION METHOD.....	83
<i>Yuechi Ma, Ruiyi Li, Ao Yu, Zehao Wang, Xiangxiang Ding, Yulin Feng, Lifeng Liu</i>	
FERROELECTRIC FEW LAYER BLACK PHOSPHORUS FIELD-EFFECT TRANSISTORS FOR SRAM APPLICATION.....	85
<i>Cheng-Hsien Yang, Yun-Fang Chung, Kuan-Ting Chen, Shu-Tong Chang</i>	
BULK-LIMITED EFFECT IN GRADUAL CONDUCTANCE SWITCHING BEHAVIOUR OF HFO _x -BASED MEMRISTIVE DEVICES FOR ANALOG SYNAPTIC DEVICE APPLICATIONS.....	87
<i>Putu Andhita Dananjaya, Desmond Loy Jia Jun, Mun Yin Chee, Samuel Chow Chen Wai, Jia Min Ang, Kunqi Hou, Jia Rui Thong, Somsubhra Chakrabarti, Yong Chiang Ee, Wen Siang Lew</i>	
FLOATING-GATE TRANSISTOR AT CRYOGENIC TEMPERATURE: CHARACTERIZATION AND MODELLING OF TUNNELLING AND HOT ELECTRONS INJECTION.....	89
<i>Michele Castriotto, Enrico Prati, Giorgio Ferrari</i>	
IMPACT OF STOPPING VOLTAGE AND HOPPING CONDUCTION ON THE OXYGEN VACANCY CONCENTRATION OF MULTI-LEVEL HFO ₂ -BASED RESISTIVE SWITCHING DEVICES.....	91
<i>Desmond Jia Jun Loy, Putu Andhita Dananjaya, Somsubhra Chakrabarti, Kuan Hong Tan, Samuel Chen Wai Chow, Mun Yin Chee, Jia Rui Thong, Kunqi Hou, Jia Min Ang, Gerard Joseph Lim, Yong Chiang Ee, Eng Huat Toh, Wen Siang Lew</i>	
RU CONDUCTING FILAMENT BASED CROSS-POINT RESISTIVE SWITCHING MEMORY FOR FUTURE LOW POWER OPERATION.....	93
<i>Siddheswar Maikap, Asim Senapati</i>	
INFLUENCE OF GATE TO DRAIN UNDERLAP ON NEGATIVE DIFFERENTIAL RESISTANCE IN FERROELECTRIC FET.....	95
<i>Kitae Lee, Sihyun Kim, Byung-Gook Park</i>	
STUDY ON ETCH SLOPE IN FIN AND SOURCE/DRAIN ETCH PROCESS OF VERTICALLY-STACKED NANOSHEET GATE-ALL-AROUND MOSFET.....	99
<i>Sihyun Kim, Kitae Lee, Byung-Gook Park</i>	
RELIABILITY ANALYSIS OF P-TYPE SOI FINFETS WITH MULTIPLE SIGE CHANNELS ON THE DEGRADATION OF NBTI.....	101
<i>Tzuting Cho, Renrong Liang, Guofang Yu, Jun Xu</i>	
IMPACTS OF BIAxIAL TENSILE STRAIN IN DOUBLE-GATE TUNNELING FIELD-EFFECT-TRANSISTOR (DG-TFET) WITH A MONOLAYER WSE ₂ CHANNEL.....	103
<i>Qianwen Wang, Pengpeng Sang, Yuan Li, Jiezhi Chen</i>	
TOWARDS NOVEL CHANNEL DOPING PROFILES IN SHORT CHANNEL BULK MOSFETS FOR OFF-STATE CURRENT REDUCTION AND SUPERIOR CHANNEL ELECTROSTATICS.....	105
<i>Harshit Kansal, Aditya Sankar Medury</i>	
A MOBILITY STRESS RESPONSE MODEL OF FINFET: SILICON VS GERMANIUM.....	107
<i>Cheng-Hsien Yang, Yun-Fang Chung, Kuan-Ting Chen, Shu-Tong Chang</i>	

COULOMB-BLOCKADE CHARGE-TRANSPORT MECHANISM IN BAND-TO-BAND TUNNELING IN HEAVILY-DOPED LOW-DIMENSIONAL SILICON ESAKI DIODES.....	109
<i>G. Prabhudesai, K. Yamaguchi, M. Tabe, D. Moraru</i>	
EFFECTS OF CO-DOPING ON THE TRANSPORT CHARACTERISTICS OF NANOSCALE N- TYPE SILICON-ON-INSULATOR TRANSISTORS.....	111
<i>C. Pandy, A. Debnath, K. Yamaguchi, T. Teja Jupalli, G. Prabhudesai, Ramakrishnan V. N., Y. Neo, H. Mimura, D. Moraru</i>	
HIGH SPEED NANOANTENNA THERMOPILES FOR LONG-WAVE INFRARED DETECTION.....	113
<i>Gergo P. Szakmany, Gary H. Bernstein, Edward C. Kinzel, Alexei O. Orlov, Wolfgang Porod</i>	
ADIABATIC CAPACITIVE LOGIC USING VOLTAGE-CONTROLLED VARIABLE CAPACITORS	115
<i>Rene Celis-Cordova, Alexei O Orlov, Gregory L Snider</i>	
RESISTIVE APPROACH FOR EXTRACTION OF BIAS-DEPENDENT PARASITIC RESISTANCE, MOBILITY AND VIRTUAL GATE LENGTH IN GAN HEMT	117
<i>Pragyey Kumar Kaushik, Sankalp Kumar Singh, Ankur Gupta, Ananjan Basu, Edward Yi Chang</i>	
UNDERSTANDING TRANSIENT RESPONSES OF SILICON NANOWIRE PHOTOCONDUCTORS.....	119
<i>Yaping Dan, Jiajing He, Chulin Huang</i>	
OPTIMAL APPROACH TO SCALING OF THE NEMS FOR LOW STAND-BY CMOS APPLICATIONS.....	121
<i>Sumit Saha, Sanjog Joshi, Tejas Naik, Mayank Goel, V. Ramgopal Rao, Maryam Shojaei Baghini</i>	
ELECTROLUMINESCENCE OF ER:O-DOPED NANO PN DIODE IN SILICON-ON- INSULATOR AND ITS CURRENT-VOLTAGE CHARACTERISTICS AT ROOM TEMPERATURE	123
<i>Takafumi Fujimoto, Keinan Gi, Stefano Bigoni, Michele Celebrano, Marco Finazzi, Giorgio Ferrari, Takahiro Shinada, Enrico Prati, Takashi Tanii</i>	
PERFORMANCE INVESTIGATION OF UNIVERSAL GATES AND RING OSCILLATOR USING DOPING-FREE BIPOLAR JUNCTION TRANSISTOR.....	125
<i>Abhishek Sahu, Abhishek Kumar, Shree Prakash Tiwari</i>	
TOWARDS A CHIP-SCALE MILLIMETER-WAVE SPECTRUM/SIGNAL ANALYZER USING SPIN-WAVE DIFFRACTION AND INTERFERENCE.....	127
<i>H. Aquino, D. Connelly, A. Papp, A. Orlov, J. Chisum, G. H. Bernstein, W. Porod</i>	

Author Index