

2020 21st International Symposium on Quality Electronic Design (ISQED 2020)

**Santa Clara, California, USA
25 – 26 March 2020**



IEEE Catalog Number: CFP20250-POD
ISBN: 978-1-7281-4208-1

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP20250-POD |
| ISBN (Print-On-Demand): | 978-1-7281-4208-1 |
| ISBN (Online): | 978-1-7281-4207-4 |
| ISSN: | 1948-3287 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2020

WELCOME to ISQED 2020

ISQED Committees

ISQED Best Paper of 2020

Keynote and Luncheon Speakers; Panel

Embedded Tutorials

Corporate and Technical Sponsors

Call for Papers: ISQED 2021

Session 1A - PUF and Security in Emerging Systems

Chair: Nima Karimian, San Jose State University

Co-Chair: Jiliang Zhang, Hunan University

| | |
|--|----------|
| Efficient Transfer Learning on Modeling Physical Unclonable Functions | 1 |
| Qian Wang ¹ , Omid Aramoon ¹ , Pengfei Qiu ² , Gang Qu ¹ , ¹ University of Maryland, ² Tsinghua University | |

| | |
|--|----------|
| SeqL: Secure Scan-Locking for IP Protection | 7 |
| Seetal Potluri ¹ , Aydin Aysu ¹ , Akash Kumar ² , | |
| ¹ North Carolina State University, ² Technical University of Dresden | |

| | |
|--|-----------|
| A Survey of DMFBs Security: State-of-the-Art Attack and Defense | 14 |
| Chen Dong ¹ , Lingqing Liu ¹ , Huangda Liu ¹ , Wenzhong Guo ¹ , Xing Huang ² , Sihuang Lian ¹ , Ximeng Liu ¹ , Tsung-Yi Ho ² , ¹ Fuzhou University, ² National Tsing Hua University | |

| | |
|--|-----------|
| How to Retrieve PUF Response from a Fabricated Chip Securely? | 21 |
| Aijiao Cui and Yuxi Wang, Harbin Institute of Technology | |

Session 1B - Artificial Intelligence for Hardware Security

Chair: Hassan Salmani, Howard University

Co-Chairs: Amey Kulkarni and Abhilash Goyal, Velodyne LiDAR

| | |
|---|-----------|
| Code-Bridged Classifier (CBC): A Low or Negative Overhead Defense for Making a CNN Classifier Robust Against Adversarial Attacks | 27 |
| Farnaz Behnia ¹ , Ali Mirzaeian ¹ , Mohammad Sabokrou ² , Sai Manoj ¹ , Tinoosh Mohsenin ³ , Khaled Khasawneh ¹ , Liang Zhao ¹ , Houman Homayoun ⁴ , Avesta Sasan ¹ , ¹ George Mason University, ² self, ³ University of Maryland Baltimore County, ⁴ University of California Davis | |

| | |
|--|-----------|
| A Survey on Neural Trojans | 33 |
| Yuntao Liu, Ankit Mondal, Abhishek Chakraborty, Michael Zuzak, Nina Jacobsen, Daniel Xing, Ankur Srivastava, University of Maryland | |

| | |
|---|-----------|
| LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection | 40 |
| Ashkan Vakil ¹ , Farnaz Behnia ¹ , Ali Mirzaeian ¹ , Houman Homayoun ² , Naghmeh Karimi ³ , Avesta Sasan ¹ , ¹ George Mason University, ² University of California Davis, ³ University of Maryland Baltimore County | |

| | |
|--|-----------|
| Rethinking FPGA Security in the New Era of Artificial Intelligence | 46 |
| Xiaolin Xu ¹ and Jiliang Zhang ² , ¹ University of Illinois at Chicago, ² Hunan University | |

Session 1C - Reliable Electronics: From EM to Approximate Computing

Chair: Raviprakash Rao, Texas Instruments

Co-Chair: Marshnil Dave, Lion Semiconductor

| | |
|---|-----------|
| CDS-RSRAM: A Reconfigurable SRAM Architecture to Reduce Read Power with Column Data Segmentation | 52 |
|---|-----------|

Han Xu¹, Ziru Li¹, Fei Qiao², Qi Wei¹, Xinjun Liu¹, Huazhong Yang^{1,2}, ¹Tsinghua University,
²Beijing National Research Center for Information Science and Technology

| | |
|---|-----------|
| RARA: Dataflow Based Error Compensation Methods with Runtime Accuracy-Reconfigurable Adder | 60 |
|---|-----------|

Shujuan Yin^{1,2}, Zheyu Liu^{2,3}, Guihong Li^{2,4}, Fei Qiao^{2,3}, Qi Wei², Yuanfeng Wu⁵, Lianru Gao⁵, Xinjun Liu²,
Huazhong Yang^{2,3}, ¹Inner Mongolia University of Science & Technology, ²Tsinghua University,
³National Research Center for Information Science and Technology, ⁴University of Texas at Austin,
⁵Chinese Academy of Sciences

| | |
|--|-----------|
| Low-power Accuracy-configurable Carry Look-ahead Adder Based on Voltage Overscaling Technique | 67 |
|--|-----------|

Hassan Afzali-Kusha¹, Mehdi Kamal², Massoud Pedram¹,
¹University of Southern California, ²University of Tehran

| | |
|---|-----------|
| Design Space Exploration Driven by Lifetime Concerns due to Electromigration | 73 |
|---|-----------|

Frank Wolff¹, Daniel Weyer¹, Chris Papachristou¹, Steve Clay²,
¹Case Western Reserve University, ²C.W. Consultants

Session 1D - Magnets and Spins for Better Memory

Chair: Eric Peeters, Texas Instruments

Co-Chair: Sara Tehranipoor, Santa Clara University

| | |
|--|-----------|
| Integrated CAM-RAM Functionality using Ferroelectric FETs | 81 |
|--|-----------|

Sumitha George¹, Nicolas Jao¹, Akshay Krishna Ramanathan¹, Xueqing Li², Sumeet Kumar Gupta³,
John Sampson¹, Vijaykrishnan Narayanan¹,
¹Pennsylvania State University, ²Tsinghua University, ³Purdue University

| | |
|--|-----------|
| Statistical Analysis of Temperature Variability on the Write Efficiency of Spin-Orbit Torque MRAM using Polynomial Chaos Metamodels | 87 |
|--|-----------|

Sonal Shreya, Surila Guglani, Brajesh Kumar Kaushik, Sourajeet Roy,
Indian Institute of Technology Roorkee

| | |
|--|-----------|
| Multi-Bit Read and Write Methodologies for Diode-MTJ Crossbar Array | 93 |
|--|-----------|

Mohammad Nasim Imtiaz Khan and Swaroop Ghosh, Pennsylvania State University

Session PW1 - Posters and Work in Progress (1)

Chair: Sara Tehranipoor, Santa Clara University

Co-Chair: Vinod Viswanath, Real Intent, Inc.

| | |
|--|-----------|
| Compression or Corruption? A Study on the Effects of Transient Faults on BNN Inference Accelerators | 99 |
|--|-----------|

Navid Khoshavi¹, Connor Broyles¹, Yu Bi², ¹Florida Polytechnic University, ²University of Rhode Island

| | |
|--|------------|
| A Low-Power LSTM Processor for Multi-Channel Brain EEG Artifact Detection | 105 |
|--|------------|

Hasib-Al- Rashid¹, Nitheesh Kumar Manjunath¹, Hirenkumar Paneliya¹, Morteza Hosseini¹, W. David Hairston², Tinoosh Mohsenin¹, ¹University of Maryland Baltimore County, ²US Army Research Lab

| | |
|--|------------|
| Formal Verification of a Fully Automated Out-of-Plane Cell Injection System | 111 |
|--|------------|

Iram Tariq Bhatti and Osman Hasan, National University of Sciences and Technology (NUST)

| | |
|---|------------|
| An NBTI-aware Task Parallelism Scheme for Improving Lifespan of Multi-core Systems | 117 |
|---|------------|

Yu-Guang Chen¹, Yu-Yi Lin², Ing-Chao Lin³,

¹National Central University, ²Yuan Ze University, ³National Cheng Kung University

| | |
|--|------------|
| Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints | 123 |
|--|------------|

Akihiro Goda, Yukio Miyasaka, Amir Masoud Gharehbaghi, Masahiro Fujita, The University of Tokyo

| | |
|---|------------|
| Optimal Choice of Waveform for Library Characterization for Accurate Delay Calculation | 129 |
| Ajoy Mandal and Saili Shete, Texas Instruments | |
| Spintronics-based Reconfigurable Ising Model Architecture | 134 |
| Ankit Mondal and Ankur Srivastava, University of Maryland College Park | |
| A Statistical Methodology for Post-Fabrication Weight Tuning in a Binary Perceptron | 141 |
| Elham Azari ¹ , Ankit Wagle ¹ , Sunil Khatri ² , Sarma Vrudhula ¹ , | |
| ¹ Arizona State University, ² Texas A&M University | |
| Analytical Estimation and Localization of Hardware Trojan Vulnerability in RTL Designs | 149 |
| Sheikh Ariful Islam, Love Kumar Sah, Srinivas Katkoori, University of South Florida | |
| SATConda: SAT to SAT-Hard Clause Translator | 155 |
| Rakibul Hassan, Gaurav Kolhe, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarao, George Mason University | |
| Session PW2 - Posters and Work in Progress (2) | |
| Chair: Sara Tehranipoor, Santa Clara University | |
| Co-Chair: Vinod Viswanath, Real Intent, Inc. | |
| Entropy-Shield: Side-Channel Entropy Maximization for Timing-based Side-Channel Attacks | 161 |
| Abhijitt Dhaville ¹ , Raj Mehta ¹ , Setareh Rafatirad ¹ , Houman Homayoun ² , Sai Manoj Pudukotai Dinakarao ¹ , | |
| ¹ George Mason University, ² University of California Davis | |
| Integrated Implantable Electrode Array and Amplifier Design for Single-chip Wireless Neural Recordings | 167 |
| Hengying Shan, Nathan Conrad, Shabnam Ghotbi, John Peterson, Saeed Mohammadi, Purdue University | |
| IMU-based Smart Knee Pad for Walking Distance and Stride Count Measurement | 173 |
| Teng-Chia Wang ¹ , Yan-Ping Chang ¹ , Chun-Jui Chen ¹ , Yun-Ju Lee ¹ , Chia-Chun Lin ¹ , Yung-Chih Chen ² , Chun-Yao Wang ¹ , ¹ National Tsing Hua University, ² Yuan Ze University | |
| Secure, Scalable and Low-Power Junction Temperature Sensing for Multi-Processor Systems-on-Chip | 179 |
| G. Anand Kumar, Texas Instruments | |
| Saving Time and Energy Using Partial Flash Memory Operations in Low-Power Microcontrollers ... | 183 |
| Prawar Poudel and Aleksandar Milenkovic, The University of Alabama Huntsville | |
| Variation-Aware Heterogeneous Voltage Regulation for Multi-Core Systems-on-a-Chip with On-Chip Machine Learning | 190 |
| Joseph Riad ¹ , Jianhao Chen ¹ , Edgar Sánchez-Sinencio ¹ , Peng Li ² , ¹ Texas A&M University, ² University of California Santa Barbara | |
| Performance Boost Scheme with Activated Dummy Fin in 12-nm FinFET Technology for High-Performance Logic Application | 196 |
| Motoi Ichihashi, Jia Zeng, Youngtag Woo, Xuelian Zhu, Chenchen Wang, James Mazza, GLOBALFOUNDRIES | |
| A Morphable Physically Unclonable Function and True Random Number Generator using a Commercial Magnetic Memory | 197 |
| Mohammad Nasim Imtiaz Khan, Chak Yuen Cheng, Sung Hao Lin, Abdullah Ash-Saki, Swaroop Ghosh, Pennsylvania State University | |
| Extracting Power Signature from Low Dropout Voltage Regulator for IoT Security | 198 |
| David Thompson and Haibo Wang, Southern Illinois University Carbondale | |

Session 2A - Logic Obfuscation and Fault Attacks

Chair: Samah Saeed, City University of New York

Co-Chair: Gang Qu, University of Maryland

Strong Anti-SAT: Secure and Effective Logic Locking 199

Yuntao Liu, Michael Zuzak, Yang Xie, Abhishek Chakraborty, Ankur Srivastava,
University of Maryland College Park

EM Fault Injection on ARM and RISC-V 206

Mahmoud A. Elmohr, Haohao Liao, Catherine H. Gebotys, University of Waterloo

On Securing Scan Obfuscation Strategies Against ScanSAT Attack 213

Rajit Karmakar and Santanu Chattopadhyay, Indian Institute of Technology Kharagpur

Fault Attack Detection in AES by Monitoring Power Side-Channel Statistics 219

Ahish Shylendra¹, Priyesh Shukla¹, Swarup Bhunia², Amit Ranjan Trivedi¹,

¹University of Illinois at Chicago, ²University of Florida

Session 2B - Reliability and Physical Design

Chair: Siddartha Nath, Synopsys Inc.

Co-Chair: Shipla Pendyala, Intel Corp.

Accurate Estimation of Dynamic Timing Slacks using Event-Driven Simulation 225

Dimitrios Garyfallou^{1,2}, Ioannis Tsikokanos², Nestor Evmorfopoulos¹, Georgios Stamoulis¹,
Georgios Karakontantis², ¹University of Thessaly, ²Queen's University Belfast

**A Layout-Based Soft Error Rate Estimation and Mitigation in the Presence of
Multiple Transient Faults in Combinational Logic** 231

Christos Georgakidis, Georgios Ioannis Paliaroutis, Nikolaos Sketopoulos, Pelopidas Tsoumanis,
Christos Sotiriou, Nestor Evmorfopoulos, Georgios Stamoulis, University of Thessaly

Stress-Induced Performance Shifts in Flexible System-in-Foils Using Ultra-Thin Chips 237

Tengtao Li and Sachin S. Sapatnekar, University of Minnesota

A Methodology for Reusable Physical Design 243

Edward Wang, Colin Schmidt, Adam Izraelevitz, John Wright, Borivoje Nikolic, Elad Alon,
Jonathan Bachrach, University of California Berkeley

Session 2C - Novel System Design Techniques

Chair: Stephen Heinrich-Barna, Texas Instruments

Co-Chair: Vinod Viswanath, Real Intent, Inc.

**Error Coverage, Reliability and Cost Analysis of Fault Tolerance Techniques for 32-bit Memory
used in Space Missions** 250

David Freitas¹, David Mota¹, Daniel Simões¹, Claiton Lopes¹, Roger Goerl², César Marcon², Jarbas
Silveira¹, João Mota¹, ¹Federal University of Ceará, ²Pontifical Catholic University of Rio Grande do Sul

Vulnerability-aware Dynamic Reconfiguration of Partially Protected Caches 255

Yuanwen Huang and Prabhat Mishra, University of Florida

Alleviating Bottlenecks for DNN Execution on GPUs via Opportunistic Computing 261

Xianwei Cheng¹, Hui Zhao¹, Mahmut Kandemir², Saraju Mohanty¹, Beilei Jiang¹,
¹University of North Texas, ²Pennsylvania State University

Learning-Enabled NoC Design for Heterogeneous Manycore Systems 268

Ryan Gary Kim, Colorado State University

Session 2D - Analog, Nanotube, and Quantum Relevance of Machine Learning

Chair: Sumitha George, Pennsylvania State University

Co-Chair: Kurt Schwartz, Texas Instruments

Improving Reliability of Quantum True Random Number Generator using Machine Learning 273

Abdullah Ash-Saki, Mahabubul Alam, Swaroop Ghosh, Pennsylvania State University

* -- This presentation has no formal paper.

| | |
|--|------------|
| Degradation of Classification Accuracy due to Imperfections and Limited Precision and their Mitigation Approaches in Mixed-signal Neuromorphic Image Classifiers * | |
| Dmitri Strukov, UC Santa Barbara | |
| Reducing Impact of CNFET Process Imperfections on Shape of Activation Function by Using Connection Pruning and Approximate Neuron Circuit | 279 |
| Kaship Sheikh and Lan Wei, University of Waterloo | |
| Session 3A - Smart Sensors | |
| Chair: Pradeep Chawda, Apple, Inc. | |
| Co-Chair: Abhronil Sengupta, Pennsylvania State University | |
| Rehabilitation System for Limbs using IMUs | 285 |
| Chun-Jui Chen ¹ , Yi-Ting Lin ¹ , Chia-Chun Lin ¹ , Yung-Chih Chen ² , Yun-Ju Lee ¹ , Chun-Yao Wang ¹ , | |
| ¹ National Tsing Hua University, ² Yuan Ze University | |
| Piezoelectric CMOS Charger: Highest Output-Power Design | 292 |
| Siyu Yang and Gabriel Rincon-Mora, Georgia Institute of Technology | |
| Highest Wireless Power: Inductively Coupled or RF? | 298 |
| Nan Xing and Gabriel Rincón-Mora, Georgia Institute of Technology | |
| Self-Powered IOT System for Edge Inference | 302 |
| Dileep Kurian ¹ , Tanay Karnik ¹ , Saksham Soni ¹ , Saransh Chhabra ¹ , Suhwan Kim ¹ , Jaykant Timbadiya ¹ , Ankit Gupta ¹ , Krishnan Ravichandran ¹ , Mukesh Bhartiya ¹ , Angela Nicoara ² , | |
| ¹ Intel Corp, ² Lucerne University of Applied Sciences and Arts | |
| WiFi for the Internet of Things: Towards Enhancing Energy Efficiency and Timeliness * | |
| Behnam Dezfouli, Santa Clara University | |
| Session 3B - Artificial Intelligence for Hardware Acceleration | |
| Chair: Amey Kulkarni, nVIDIA | |
| Co-Chair: Abhilash Goyal, Velodyne LiDAR, and Xiaosen Liu, Intel Corp. | |
| Optimization using Machine Learning for Heterogeneous Systems * | |
| Madhavan Swaminathan, Georgia Institute of Technology | |
| BNN Pruning: Pruning Binary Neural Network Guided by Weight Flipping Frequency | 306 |
| Yixing Li and Fengbo Ren, Arizona State University | |
| CSCMAC - Cyclic Sparsely Connected Neural Network Manycore Accelerator | 311 |
| Hirenkumar Paneliya ¹ , Morteza Hosseini ¹ , Avesta Sasan ² , Houman Homayoun ² , Tinoosh Mohsenin ¹ , | |
| ¹ University of Maryland Baltimore County, ² George Mason University | |
| FeFET-Based Neuromorphic Architecture with On-Device Feedback Alignment Training | 317 |
| Sumin Jo ¹ , Abdullah Zyarah ² , Santoch Kuriniec ² , Kai Ni ² , Fatima Tuz Zohora ¹ , Dhireesha Kudithipudi ¹ , | |
| ¹ University of Texas at San Antonio, ² Rochester Institute of Technology | |
| An Efficient Deep Reinforcement Learning Framework for UAVs | 323 |
| Shanglin Zhou ¹ , Bingbing Li ¹ , Caiwu Ding ² , Lu Lu ² , Caiwen Ding ¹ , | |
| ¹ University of Connecticut, ² New Jersey Institute of Technology | |
| Session 3C.1 - Circuits and Systems for Quantum Computing | |
| Chair: Pravin Kumar Venkatesan, Velodyne LiDAR | |
| Co-Chair: Abhilash Goyal, Velodyne LiDAR, and Amey Kulkarni, nVIDIA | |
| Integration and Evaluation of Quantum Accelerators for Data-Driven User Functions | 329 |
| Thomas Hubregtsen ^{1,2} , Christoph Segler ^{1,3} , Josef Pichlmeier ² , Aritra Sarkar ² , Thomas Gabor ⁴ , | |
| Koen Bertels ² , | |
| ¹ BMW Research, ² Delft University of Technology, ³ Technical University of Munich, ⁴ LMU Munich | |
| Hierarchical Improvement of Quantum Approximate Optimization Algorithm for Object Detection .. | 335 |
| Junde Li, Mahabubul Alam, Abdullah Ash Saki, Swaroop Ghosh, Pennsylvania State University | |

* -- This presentation has no formal paper.

Cryo-CMOS IC Design and Simulation for Quantum Computing 341

Jeroen van Dijk¹, Pascal 't Hart¹, Rosario Incandela¹, Bishnu Patra¹, Masoud Babaie¹, Edoardo Charbon^{3,5,6}, Fabio Sebastiani¹, Andrei Vladimirescu^{1,2,4}, ¹Delft University of Technology,
²University of California Berkeley ³Intel Corp, ⁴Institut Supérieur d'Electronique de Paris,
⁵Ecole Polytechnique Federale Lausanne, ⁶Kavli Institute

Session 3C.2 - Artificial Intelligence for Hardware Applications

Chair: Pravin Kumar Venkatesan, Velodyne LiDAR

Co-Chair: Abhilash Goyal, Velodyne LiDAR, and Amey Kulkarni, nVIDIA

Efficient Training of Deep Convolutional Neural Networks by Augmentation in Embedding Space . 347

Mohammad Saeed Abrishami¹, Amir Erfan Eshratifar¹, David Eigen³, Yanzhi Wang², Shahin Nazarian¹,
Massoud Pedram¹, ¹University of Southern California, ²Northeastern University, ³Clarifai Inc

Impacts of Machine Learning on Counterfeit IC Detection and Avoidance Techniques 352

Omid Aramoon and Gang Qu, University of Maryland College Park

Session 3D.1 - Machine Learning in Conventional and Emerging Platforms

Chair: Sicheng Li, HPE

Co-Chair: Navid Khoshavi Najafabadi, Florida Polytechnic University

TS-EFA: Resource-efficient High-precision Approximation of Exponential Functions Based on Template-scaling Method 358

Jeeson Kim, Vladimir Kornijcuk, Doo Seok Jeong, Hanyang University

Session 3D.2 - Neuromorphic Computing and Cognitive Computing in Hardware

Chair: Sicheng Li, HPE

Co-Chair: Navid Khoshavi Najafabadi, Florida Polytechnic University

Accurate and Efficient Quantized Reservoir Computing System 364

Shiya Liu, Yibin Liang, Victor Gan, Lingjia Liu, Yang Yi, Virginia Tech

A Scalable FPGA Engine for Parallel Acceleration of Singular Value Decomposition 370

Yu Wang¹, Jeong-Jun Lee¹, Yu Ding², Peng Li¹,
¹University of California at Santa Barbara, ²Texas A&M University

Deep Neural Network Based Speech Recognition Systems under Noise Perturbations 377

Qiyuan An¹, Kangjun Bai¹, Moqi Zhang¹, Yang Yi¹, Yifang Liu², ¹Virginia Tech, ²Smule Inc

Session 4A.1 - 3D Integration & Advanced Packaging

Chair: Ali Arabi, Global Foundries

Co-Chair: Sreejit Chakravarty, Intel Corp.

Electrostatic Discharge Physical Verification of 2.5D/3D Integrated Circuits 383

Dina Medhat^{1,2}, Mohamed Dessouky^{1,2}, DiaaEldin Khalil¹, ¹Ain Shames University, ²Mentor

Session 4A.2 - Circuit and System Diagnosis and Validation

Chair: Sreejit Chakravarty, Intel Corp.

Co-Chair: Ali Arabi, Global Foundries

Mining Message Flows using Recurrent Neural Networks for System-on-Chip Designs 389

Yuting Cao¹, Parijat Mukherjee², Mahesh Ketkar², Jin Yang², Hao Zheng³,
¹Synopsys, ²Intel Corp, ³University of South Florida

Diagnostic Circuit for Latent Fault Detection in SRAM Row Decoder 395

Shivendra Singh¹, Varshita Gupta¹, Anuj Grover¹, Kedar Janardan Dhori²,
¹Indraprastha Institute of Information Technology, ²STMicroelectronics Pvt. Ltd.

Signal Selection Heuristics for Post-Silicon Validation 401

Suprajaa Tummala, Xiaobang Liu, Ranga Vemuri, University of Cincinnati

Session 4B - Energy Oriented System Design

Chair: Sourav Das, Intel Corp.

Co-Chair: Sara Tehranipoor, Santa Clara University

| | |
|--|------------|
| DOVA: A Dynamic Overwriting Voltage Adjustment for STT-RAM L1 Cache | 408 |
|--|------------|

Jinbo Chen¹, Keren Liu¹, Xiaochen Guo², Patrick Girard³, Yuanqing Cheng¹,
¹Beihang University, ²Lehigh University, ³CNRS

| | |
|---|------------|
| Energy-Efficient Edge Detection using Approximate Ramanujan Sums | 414 |
|---|------------|

Archisman Ghosh¹, K. Gaurav Kumar¹, Debaprasad De², Arnab Raha³, Mrinal Kanti Naskar¹,
¹Jadavpur University, ²Techno India, ³Intel Corp

| | |
|--|------------|
| Comparative Framework for the Analysis of Thermal and Resource Management Algorithms for Multi-Core Architectures | 421 |
|--|------------|

Moeez Akmal¹, Muhammad Sarmad Saeed¹, Muhammad Usama Sardar², Hareem Shafi¹,
Osman Hasan¹, Heba Khdr³, Jorg Henkel³, ¹National University of Sciences and Technology,
²Technische Universität Dresden, ³Karlsruhe Institute of Technology

| | |
|---|------------|
| Energy-aware Scheduling of Jobs in Heterogeneous Cluster Systems Using Deep Reinforcement Learning | 426 |
|---|------------|

Amirhossein Esmaili and Massoud Pedram, University of Southern California

Session 4C - Energy Efficient Designs for Future Computing

Chair: Swaroop Ghosh, Pennsylvania State University

Co-Chair: Vinod Viswanath, Real Intent, Inc.

| | |
|--|------------|
| Two-Graph Approach to Temperature Dependent Skew Scheduling | 432 |
|--|------------|

Mineo Kaneko, Japan Advanced Institute of Science and Technology

| |
|---|
| Spintronics Enabled Neuromorphic Computing: Hardware-Algorithm Co-Design * |
|---|

Kezhou Yang, Sen Lu, Abhroneil Sengupta, Pennsylvania State University

| | |
|--|------------|
| EGAN: A Framework for Exploring the Accuracy vs. Energy Efficiency Trade-off in Hardware Implementation of Error Resilient Applications | 438 |
|--|------------|

Marzieh Vaeztourshizi¹, Mehdi Kamal², Massoud Pedram¹,

¹University of Southern California, ²University of Tehran

| | |
|---|------------|
| Insulator-Metal Transition Material Based Artificial Neurons: A Design Perspective | 444 |
|---|------------|

Ahmedullah Aziz¹ and Kaushik Roy², ¹University of Tennessee Knoxville, ²Purdue University

Session 4D - Reliability and Physical Design

Chair: Shipla Pendyala, Intel Corp.

Co-Chair: Siddartha Nath, Synopsys Inc.

| | |
|--|------------|
| NN-PARS: A Parallelized Neural Network Based Circuit Simulation Framework | 452 |
|--|------------|

Mohammad Saeed Abrishami, Hao Ge, Justin Calderon, Massoud Pedram, Shahin Nazarian,
University of Southern California

| | |
|--|------------|
| Layout Capacitance Extraction Using Automatic Pre-Characterization and Machine Learning | 457 |
|--|------------|

Zhixing Li and Weiping Shi, Texas A&M University

| |
|--|
| Asynchronous Design flow for Neuromorphic Chips * |
|--|

Prasad Joshi, Intel Corporation

| |
|---|
| Heterogeneous Integration Platform for AI Applications * |
|---|

Madhavan Swaminathan, Georgia Institute of Technology