

2020 Design, Automation & Test in Europe Conference & Exhibition (DATE 2020)

**Grenoble, France
9-13 March 2020**

Pages 1151-1757



**IEEE Catalog Number: CFP20162-POD
ISBN: 978-1-7281-4468-9**

**Copyright © 2020, European Design and Automation Association (EDAA)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP20162-POD |
| ISBN (Print-On-Demand): | 978-1-7281-4468-9 |
| ISBN (Online): | 978-3-9819263-4-7 |
| ISSN: | 1530-1591 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

| | |
|--|----|
| BACKTRACKING SEARCH FOR OPTIMAL PARAMETERS OF A PLL-BASED TRUE RANDOM NUMBER GENERATOR | 1 |
| <i>Brice Colombier, Nathalie Bochar, Florent Bernard, Lilian Bossuet</i> | |
| LONG-TERM CONTINUOUS ASSESSMENT OF SRAM PUF AND SOURCE OF RANDOM NUMBERS..... | 7 |
| <i>Rui Wang, Georgios Selimis, Roel Maes, Sven Goossens</i> | |
| RESCUING LOGIC ENCRYPTION IN POST-SAT ERA BY LOCKING & OBFUSCATION | 13 |
| <i>Amin Rezaei, Yuanqi Shen, Hai Zhou</i> | |
| SELECTIVE CONCOLIC TESTING FOR HARDWARE TROJAN DETECTION IN BEHAVIORAL SYSTEMC DESIGNS | 19 |
| <i>Bin Lin, Jinchao Chen, Fei Xie</i> | |
| TEST PATTERN SUPERPOSITION TO DETECT HARDWARE TROJANS | 25 |
| <i>Chris Nigh, Alex Orailoglu</i> | |
| TERNARY COMPUTE-ENABLED MEMORY USING FERROELECTRIC TRANSISTORS FOR ACCELERATING DEEP NEURAL NETWORKS..... | 31 |
| <i>Sandeep Krishna Thirumala, Shubham Jain, Sumeet Kumar Gupta, Anand Raghunathan</i> | |
| MACRO-3D: A PHYSICAL DESIGN METHODOLOGY FOR FACE-TO-FACE-STACKED HETEROGENEOUS 3D ICS..... | 37 |
| <i>Lennart Bamberg, Alberto Garcia-Ortiz, Lingjun Zhu, Sai Pentapati, Da Eun Shim, Sung Kyu Lim</i> | |
| QUANTIFYING THE BENEFITS OF MONOLITHIC 3D COMPUTING SYSTEMS ENABLED BY TFT AND RRAM..... | 43 |
| <i>Abdallah M. Felfel, Kamalika Datta, Arko Dutt, Hasita Veluri, Ahmed Zaky, Aaron Voon-Yew Thean, Mohamed M. Sabry Aly</i> | |
| ORGANIC-FLOW: AN OPEN-SOURCE ORGANIC STANDARD CELL LIBRARY AND PROCESS DEVELOPMENT KIT..... | 49 |
| <i>Ting-Jung Chang, Zhuozhi Yao, Barry P. Rand, David Wentzloff</i> | |
| GANNA: GRAPH CONVOLUTIONAL NETWORK BASED AUTOMATED NETLIST ANNOTATION FOR ANALOG CIRCUITS | 55 |
| <i>Kishor Kunal, Tonmoy Dhar, Meghna Madhusudan, Jitesh Poojary, Arvind Sharma, Wenbin Xu, Steven M. Burns, Jiang Hu, Ramesh Harjani, Sachin S. Sapatnekar</i> | |
| SECURING PROGRAMMABLE ANALOG ICS AGAINST PIRACY | 61 |
| <i>Mohamed Elshamy, Alhassan Sayed, Marie-Minerve Lou rat, Amine Rhouni, Hassan Aboushady, Haralampos-G. Stratigopoulos</i> | |
| AN EFFICIENT BAYESIAN OPTIMIZATION APPROACH FOR ANALOG CIRCUIT SYNTHESIS VIA SPARSE GAUSSIAN PROCESS MODELING | 67 |
| <i>Biao He, Shuhan Zhang, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng</i> | |
| DEEPER WEIGHT PRUNING WITHOUT ACCURACY LOSS IN DEEP NEURAL NETWORKS..... | 73 |
| <i>Byungmin Ahn, Taewhan Kim</i> | |

| | |
|--|-----|
| FLEXIBLE GROUP-LEVEL PRUNING OF DEEP NEURAL NETWORKS FOR ON-DEVICE MACHINE LEARNING | 79 |
| <i>Kwangbae Lee, Hoseung Kim, Hayun Lee, Dongkun Shin</i> | |
| SPARSITY-AWARE CACHES TO ACCELERATE DEEP NEURAL NETWORKS | 85 |
| <i>Vinod Ganesan, Sanchari Sen, Pratyush Kumar, Neel Gala, Kamakoti Veezhinathan, Anand Raghunathan</i> | |
| ON IMPROVING FAULT TOLERANCE OF MEMRISTOR CROSSBAR BASED NEURAL NETWORK DESIGNS BY TARGET SPARSIFYING..... | 91 |
| <i>Song Jin, Songwei Pei, Yu Wang</i> | |
| AN EFFICIENT SRAM YIELD ANALYSIS USING SCALED-SIGMA ADAPTIVE IMPORTANCE SAMPLING..... | 97 |
| <i>Liang Pang, Mengyun Yao, Yifan Chai</i> | |
| FAST AND ACCURATE HIGH-SIGMA FAILURE RATE ESTIMATION THROUGH EXTENDED BAYESIAN OPTIMIZED IMPORTANCE SAMPLING | 103 |
| <i>Michael Hefenbrock, Dennis D. Weller, Michael Beigl, Mehdi B. Tahoori</i> | |
| VALID WINDOW: A NEW METRIC TO MEASURE THE RELIABILITY OF NAND FLASH MEMORY | 109 |
| <i>Min Ye, Qiao Li, Jianqiang Nie, Tei-Wei Kuo, Chun Jason Xue</i> | |
| GENIEHD: EFFICIENT DNA PATTERN MATCHING ACCELERATOR USING HYPERDIMENSIONAL COMPUTING..... | 115 |
| <i>Yeseong Kim, Mohsen Imani, Niema Moshiri, Tajana Rosing</i> | |
| REPUTE: AN OPENCL BASED READ MAPPING TOOL FOR EMBEDDED GENOMICS | 121 |
| <i>Sidharth Maheshwari, Rishad Shafik, Ian Wilson, Alex Yakovlev, Amit Acharyya</i> | |
| A FAST AND ENERGY EFFICIENT COMPUTING-IN-MEMORY ARCHITECTURE FOR FEW-SHOT LEARNING APPLICATIONS | 127 |
| <i>Dayane Reis, Ann Franchesca Laguna, Michael Niemier, Xiaobo Sharon Hu</i> | |
| MULTIPLIER ARCHITECTURES: CHALLENGES AND OPPORTUNITIES WITH PLASMONIC-BASED LOGIC : (SPECIAL SESSION PAPER) | 133 |
| <i>Eleonora Testa, Samantha Lubaba Noor, Odysseas Zografos, Mathias Soeken, Francky Catthoor, Azad Naeemi, Giovanni De Micheli</i> | |
| QUANTUM COMPUTER ARCHITECTURE: TOWARDS FULL-STACK QUANTUM ACCELERATORS..... | 139 |
| <i>K. Bertels, A. Sarkar, T. Hubregtsen., M. Serrao, A. A. Mouedenne, A. Yadav, A. Krol, I. Ashraf</i> | |
| A RRAM-BASED FPGA FOR ENERGY-EFFICIENT EDGE COMPUTING..... | 144 |
| <i>Xifan Tang, Edouard Giacomini, Patsy Cadareanu, Ganesh Gore, Pierre-Emmanuel Gaillardon</i> | |
| EFFICIENT AND ROBUST HIGH-LEVEL SYNTHESIS DESIGN SPACE EXPLORATION THROUGH OFFLINE MICRO-KERNELS PRE-CHARACTERIZATION | 145 |
| <i>Zi Wang, Jianqi Chen, Benjamin Carrion Schafer</i> | |
| PROSPECTOR: SYNTHESIZING EFFICIENT ACCELERATORS VIA STATISTICAL LEARNING..... | 151 |
| <i>Atefeh Mehrabi, Aninda Manocha, Benjamin C. Lee, Daniel J. Sorin</i> | |

| | |
|--|-----|
| TANGO: AN OPTIMIZING COMPILER FOR JUST-IN-TIME RTL SIMULATION | 157 |
| <i>Blaise-Pascal Tine, Sudhakar Yalamanchili, Hyesoon Kim</i> | |
| ESA ATHENA WFI ONBOARD ELECTRONICS - DISTRIBUTED CONTROL AND DATA PROCESSING..... | 163 |
| <i>Markus Plattner, Sabine Ott, Sebastian Albrecht, Jintin Tran, Christopher Mandla, Jan- Christoph Tenzer, Thomas Schanz, Samuel Pliego, Denis Tcherniak, Manfred Steller, Harald Jeszensky, Roland Ottensamer, Konrad Skup, Chris Thomas, Julian Thornhill</i> | |
| LEGATO: LOW-ENERGY, SECURE, AND RESILIENT TOOLSET FOR HETEROGENEOUS COMPUTING | 169 |
| <i>B. Salami, K. Parasyris, A. Cristal, O. Unsal, X. Martorell, P. Carpenter, R. De La Cruz, L. Bautista, D. Jimenez, C. Alvarez, S. Nabavi, S. Madonar, M. Pericàs, P. Trancoso, M. Abduljabbar, J. Chen, P. N. Soomro, M Manivannan, M. Berge, S. Krupop, F. Klawonn, Al Mekhlafi, S. May, T. Becker, G. Gaydadjiev, H. Salomonsson, D. Dubhashi, O. Port, Y. Etsion, Le Quoc Do, Christof Fetzer, M. Kaiser, N. Kucza, J. Hagemeyer, R. Griessl, L. Tigges, K. Mika, A. Hüffmeier, M. Pasin, V. Schiavoni, I. Rocha, C. Göttel, P. Felber</i> | |
| EFFICIENT COMPILATION AND EXECUTION OF JVM-BASED DATA PROCESSING FRAMEWORKS ON HETEROGENEOUS CO-PROCESSORS | 175 |
| <i>Christos Kotselidis, Sotiris Diamantopoulos, Orestis Akrivopoulos, Viktor Rosenfeld, Katerina Doka, Hazeef Mohammed, Georgios Mylonas, Vassilis Spitadakis, Will Morgan</i> | |
| PSB-RNN: A PROCESSING-IN-MEMORY SYSTOLIC ARRAY ARCHITECTURE USING BLOCK CIRCULANT MATRICES FOR RECURRENT NEURAL NETWORKS | 180 |
| <i>Nagadastagiri Challapalle, Sahithi Rampalli, Makesh Chandran, Gurpreet Kalsi, Sreenivas Subramoney, John Sampson, Vijaykrishnan Narayanan</i> | |
| XPULPNN: ACCELERATING QUANTIZED NEURAL NETWORKS ON RISC-V PROCESSORS THROUGH ISA EXTENSIONS..... | 186 |
| <i>Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Davide Rossi, Luca Benini</i> | |
| SNA: A SIAMESE NETWORK ACCELERATOR TO EXPLOIT THE MODEL-LEVEL PARALLELISM OF HYBRID NETWORK STRUCTURE | 192 |
| <i>Xingbin Wang, Boyan Zhao, Rui Hou, Dan Meng</i> | |
| HCVEACC: A HIGH-PERFORMANCE AND ENERGY-EFFICIENT ACCELERATOR FOR TRACKING TASK IN VSLAM SYSTEM | 198 |
| <i>Renwei Li, Junning Wu, Meng Liu, Zuding Chen, Shengang Zhou, Shangong Feng</i> | |
| ON THE VOLUME CALCULATION FOR CONDITIONAL DAG TASKS: HARDNESS AND ALGORITHMS*..... | 204 |
| <i>Jinghao Sun, Yaoyao Chi, Tianfei Xu, Lei Cao, Nan Guan, Zhishan Guo, Wang Yi</i> | |
| WCET-AWARE CODE GENERATION AND COMMUNICATION OPTIMIZATION FOR PARALLELIZING COMPILERS | 210 |
| <i>Simon Reder, Jürgen Becker</i> | |
| TEMPLATE SCHEDULE CONSTRUCTION FOR GLOBAL REAL-TIME SCHEDULING ON UNRELATED MULTIPROCESSOR PLATFORMS | 216 |
| <i>Antoine Bertout, Joël Goossens, Emmanuel Grolleau, Xavier Poczekajlo</i> | |
| APPLICATION-AWARE SCHEDULING OF NETWORKED APPLICATIONS OVER THE LOW-POWER WIRELESS BUS | 222 |
| <i>Kacper Wardega, Wenchao Li</i> | |

| | |
|---|-----|
| GRAMARCH: A GPU-RERAM BASED HETEROGENEOUS ARCHITECTURE FOR NEURAL IMAGE SEGMENTATION..... | 228 |
| <i>Biresh Kumar Joardar, Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, Krishnendu Chakrabarty</i> | |
| AN APPROXIMATE MULTIPLANE NETWORK-ON-CHIP | 234 |
| <i>Ling Wang, Yadong Wang, Xiaohang Wang</i> | |
| SHENJING: A LOW POWER RECONFIGURABLE NEUROMORPHIC ACCELERATOR WITH PARTIAL-SUM AND SPIKE NETWORKS-ON-CHIP..... | 240 |
| <i>Bo Wang, Jun Zhou, Weng-Fai Wong, Li-Shiuan Peh</i> | |
| COMPRESSING SUBJECT-SPECIFIC BRAIN-COMPUTER INTERFACE MODELS INTO ONE MODEL BY SUPERPOSITION IN HYPERDIMENSIONAL SPACE..... | 246 |
| <i>Michael Hersche, Philipp Rupp, Luca Benini, Abbas Rahimi</i> | |
| A NOVEL FPGA-BASED SYSTEM FOR TUMOR GROWTH PREDICTION | 252 |
| <i>Konstantinos Malavazos, Maria Papadogiorgaki, Pavlos Malakonakis, Ioannis Papaefstathiou</i> | |
| AN EVENT-BASED SYSTEM FOR LOW-POWER ECG QRS COMPLEX DETECTION | 258 |
| <i>Silvio Zanoli, Tomas Teijeiro, Fabio Montagna, David Atienza</i> | |
| SEMI-AUTONOMOUS PERSONAL CARE ROBOTS INTERFACE DRIVEN BY EEG SIGNALS DIGITIZATION | 264 |
| <i>Giovanni Mezzina, Daniela De Venuto</i> | |
| DYNUNLOCK: UNLOCKING SCAN CHAINS OBFUSCATED USING DYNAMIC KEYS | 270 |
| <i>Nimisha Limaye, Ozgur Sinanoglu</i> | |
| CMOS IMPLEMENTATION OF SWITCHING LATTICES | 274 |
| <i>Ismail Cevik, Levent Aksoy, Mustafa Altun</i> | |
| A TIMING UNCERTAINTY-AWARE CLOCK TREE TOPOLOGY GENERATION ALGORITHM FOR SINGLE FLUX QUANTUM CIRCUITS | 278 |
| <i>Soheil Nazar Shahsavani, Bo Zhang, Massoud Pedram</i> | |
| SYMMETRY-BASED A/M-S BIST (SYMBIST): DEMONSTRATION ON A SAR ADC IP | 282 |
| <i>Antonios Pavlidis, Marie-Minerve Lou erat, Eric Faehn, Anand Kumar, Haralampos-G. Stratigopoulos</i> | |
| RANGE-CONTROLLED FLOATING-GATE TRANSISTORS: A UNIFIED SOLUTION FOR UNLOCKING AND CALIBRATING ANALOG ICS..... | 286 |
| <i>Sai Govinda Rao Nimmalapudi, Georgios Volanis, Yichuan Lu, Angelos Antonopoulos, Andrew Marshall, Yiorgos Makris</i> | |
| TESTING THROUGH SILICON VIAS IN POWER DISTRIBUTION NETWORK OF 3D-IC WITH MANUFACTURING VARIABILITY CANCELLATION | 290 |
| <i>Koutaro Hachiya, Atsushi Kurokawa</i> | |
| TFAPPROX: TOWARDS A FAST EMULATION OF DNN APPROXIMATE HARDWARE ACCELERATORS ON GPU | 294 |
| <i>Filip Vaverka, Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina</i> | |
| BINARY LINEAR ECCS OPTIMIZED FOR BIT INVERSION IN MEMORIES WITH ASYMMETRIC ERROR PROBABILITIES | 298 |
| <i>Valentin Gherman, Samuel Evain, Bastien Giraud</i> | |

| | |
|--|-----|
| BELDPC: BIT ERRORS AWARE ADAPTIVE RATE LDPC CODES FOR 3D TLC NAND FLASH MEMORY | 302 |
| <i>Meng Zhang, Fei Wu, Qin Yu, Weihua Liu, Lanlan Cui, Yahui Zhao, Changsheng Xie</i> | |
| POISONING THE (DATA) WELL IN ML-BASED CAD: A CASE STUDY OF HIDING LITHOGRAPHIC HOTSPOTS | 306 |
| <i>Kang Liu, Benjamin Tan, Ramesh Karri, Siddharth Garg</i> | |
| SOLOMON: AN AUTOMATED FRAMEWORK FOR DETECTING FAULT ATTACK VULNERABILITIES IN HARDWARE..... | 310 |
| <i>Milind Srivastava, Patanjali Spsk, Indrani Roy, Chester Rebeiro, Aritra Hazra, Swarup Bhunia</i> | |
| FORMAL SYNTHESIS OF MONITORING AND DETECTION SYSTEMS FOR SECURE CPS IMPLEMENTATIONS | 314 |
| <i>Ipsita Koley, Saurav Kumar Ghosh, Soumyajit Dey, Debdeep Mukhopadhyay, Amogh Kashyap K. N., Sachin Kumar Singh, Lavanya Lokesh, Jithin Nalu Purakkal, Nishant Sinha</i> | |
| ASCELLA: ACCELERATING SPARSE COMPUTATION BY ENABLING STREAM ACCESSES TO MEMORY | 318 |
| <i>Bahar Asgari, Ramyad Hadidi, Hyesoon Kim</i> | |
| ACCELERATION OF PROBABILISTIC REASONING THROUGH CUSTOM PROCESSOR ARCHITECTURE..... | 322 |
| <i>Nimish Shah, Laura I. Galindez Olascoaga, Wannas Meert, Marian Verhelst</i> | |
| A PERFORMANCE ANALYSIS FRAMEWORK FOR REAL-TIME SYSTEMS SHARING MULTIPLE RESOURCES | 326 |
| <i>Shayan Tabatabaei Nikkhah, Marc Geilen, Dip Goswami, Kees Goossens</i> | |
| SCALING UP THE MEMORY INTERFERENCE ANALYSIS FOR HARD REAL-TIME MANY-CORE SYSTEMS | 330 |
| <i>Maximilien Dupont De Dinechin, Matheus Schuh, Matthieu Moy, Claire Maiza</i> | |
| LIGHTWEIGHT ANONYMOUS ROUTING IN NOC BASED SOCS | 334 |
| <i>Subodha Charles, Megan Logan, Prabhat Mishra</i> | |
| A NON-INVASIVE WEARABLE BIOIMPEDANCE SYSTEM TO WIRELESSLY MONITOR BLADDER FILLING..... | 338 |
| <i>Markus Reichmuth, Simone Schürle, Michele Magno</i> | |
| INFINIWOLF: ENERGY EFFICIENT SMART BRACELET FOR EDGE COMPUTING WITH DUAL SOURCE ENERGY HARVESTING..... | 342 |
| <i>Michele Magno, Xiaying Wang, Manuel Eggimann, Lukas Cavigelli, Luca Benini</i> | |
| A FLEXIBLE AND SCALABLE NTT HARDWARE : APPLICATIONS FROM HOMOMORPHICALLY ENCRYPTED DEEP LEARNING TO POST-QUANTUM CRYPTOGRAPHY | 346 |
| <i>Ahmet Can Mert, Emre Karabulut, Erdinç Öztürk, Erkay Savas, Michela Becchi, Aydin Aysu</i> | |
| RELIABLE AND LIGHTWEIGHT PUF-BASED KEY GENERATION USING VARIOUS INDEX VOTING ARCHITECTURE | 352 |
| <i>Jeong-Hyeon Kim, Ho-Jun Jo, Kyung-Kuk Jo, Sung-Hee Cho, Jae-Yong Chung, Joon-Sung Yang</i> | |

| | |
|---|-----|
| ESTIMATING THE CIRCUIT DE-OBFUSCATION RUNTIME BASED ON GRAPH DEEP LEARNING..... | 358 |
| <i>Zhiqian Chen, Gaurav Kolhe, Setareh Rafatirad, Chang-Tien Lu, Sai Manoj P. D., Houman Homayoun, Liang Zhao</i> | |
| FAST AND ACCURATE DRAM SIMULATION: CAN WE FURTHER ACCELERATE IT?..... | 364 |
| <i>Johannes Feldmann, Kira Kraft, Lukas Steiner, Norbert Wehn, Matthias Jung</i> | |
| ACCURATE AND EFFICIENT CONTINUOUS TIME AND DISCRETE EVENTS SIMULATION IN SYSTEMC..... | 370 |
| <i>Breytner Fernández-Mesa, Liliana Andrade, Frédéric Pétrot</i> | |
| MODELING AND VERIFYING UNCERTAINTY-AWARE TIMING BEHAVIORS USING PARAMETRIC LOGICAL TIME CONSTRAINT | 376 |
| <i>Fei Gao, Frederic Mallet, Min Zhang, Mingsong Chen</i> | |
| NANO-CROSSBAR BASED COMPUTING: LESSONS LEARNED AND FUTURE DIRECTIONS | 382 |
| <i>Mustafa Altun, Ismail Cevik, Ahmet Erten, Osman Eksik, Mircea Stan, Csaba Andras Moritz</i> | |
| RESCUE: INTERDEPENDENT CHALLENGES OF RELIABILITY, SECURITY AND QUALITY IN NANOELECTRONIC SYSTEMS | 388 |
| <i>M. Jenihhin, S. Hamdioui, M. Sonza Reorda, M. Krstic, P. Langendörfer, C. Sauer, A. Klotz, M. Huebner, J. Nolte, H. T. Vierhaus, G. Selimis, D. Alexandrescu, M. Taouil, G. J. Schrijen, J. Raik, L. Sterpone, G. Squillero, Z. Dyka</i> | |
| A UNIVERSAL SPINTRONIC TECHNOLOGY BASED ON MULTIFUNCTIONAL STANDARDIZED STACK | 394 |
| <i>M. Tahoori, S. M. Nair, R. Bishnoi, L. Torres, S. Senni, G. Patrigeon, P. Benoit, G. Di Pendina, G. Prenat</i> | |
| A LEARNING-BASED THERMAL SIMULATION FRAMEWORK FOR EMERGING TWO-PHASE COOLING TECHNOLOGIES | 400 |
| <i>Zihao Yuan, Geoffrey Vaartstra, Prachi Shukla, Zhengmao Lu, Evelyn Wang, Sherief Reda, Ayse K. Coskun</i> | |
| LIGHTWEIGHT THERMAL MONITORING IN OPTICAL NETWORKS-ON-CHIP VIA ROUTER REUSE | 406 |
| <i>Mengquan Li, Jun Zhou, Weichen Liu</i> | |
| A SPECTRAL APPROACH TO SCALABLE VECTORLESS THERMAL INTEGRITY VERIFICATION | 412 |
| <i>Zhiqiang Zhao, Zhuo Feng</i> | |
| DYNAMIC THERMAL MANAGEMENT WITH PROACTIVE FAN SPEED CONTROL THROUGH REINFORCEMENT LEARNING | 418 |
| <i>Arman Iranfar, Federico Terraneo, Gabor Csordas, Marina Zapater, William Fornaciari, David Atienza</i> | |
| RELIABLE AND ENERGY-AWARE FIXED-PRIORITY (M,K)-DEADLINES ENFORCEMENT WITH STANDBY-SPARING | 424 |
| <i>Linwei Niu, Dakai Zhu</i> | |
| PERIOD ADAPTATION FOR CONTINUOUS SECURITY MONITORING IN MULTICORE REAL-TIME SYSTEMS..... | 430 |
| <i>Monowar Hasan, Sibin Mohan, Rodolfo Pellizzoni, Rakesh B. Bobba</i> | |

| | |
|--|-----|
| EFFICIENT LATENCY BOUND ANALYSIS FOR DATA CHAINS OF REAL-TIME TASKS IN MULTIPROCESSOR SYSTEMS | 436 |
| <i>Jiankang Ren, Xin He, Junlong Zhou, Hongwei Ge, Guowei Wu, Guozhen Tan</i> | |
| CACHE PERSISTENCE-AWARE MEMORY BUS CONTENTION ANALYSIS FOR MULTICORE SYSTEMS..... | 442 |
| <i>Syed Aftab Rashid, Geoffrey Nelissen, Eduardo Tovar</i> | |
| A PARTICLE SWARM OPTIMIZATION GUIDED APPROXIMATE KEY SEARCH ATTACK ON LOGIC LOCKING IN THE ABSENCE OF SCAN ACCESS..... | 448 |
| <i>Rajit Karmakar, Santanu Chattopadhyay</i> | |
| EFFECT OF AGING ON PUF MODELING ATTACKS BASED ON POWER SIDE-CHANNEL OBSERVATIONS..... | 454 |
| <i>Trevor Kroeger, Wei Cheng, Sylvain Guilley, Jean-Luc Danger, Naghmeh Karimi</i> | |
| OFFLINE MODEL GUARD: SECURE AND PRIVATE ML ON MOBILE DEVICES | 460 |
| <i>Sebastian P. Bayerl, Tommaso Frassetto, Patrick Jauernig, Korbinian Riedhammer, Ahmad-Reza Sadeghi, Thomas Schneider, Emmanuel Stapf, Christian Weinert</i> | |
| SECURITY ENHANCEMENT FOR RRAM COMPUTING SYSTEM THROUGH OBFUSCATING CROSSBAR ROW CONNECTIONS | 466 |
| <i>Minhui Zou, Zhenhua Zhu, Yi Cai, Junlong Zhou, Chengliang Wang, Yu Wang</i> | |
| MODELING A FLOATING-GATE MEMRISTIVE DEVICE FOR COMPUTER AIDED DESIGN OF NEUROMORPHIC COMPUTING | 472 |
| <i>L. Danial, V. Gupta, E. Pikhay, Y. Roizin, S. Kvatsinsky</i> | |
| GROUND PLANE PARTITIONING FOR CURRENT RECYCLING OF SUPERCONDUCTING CIRCUITS..... | 478 |
| <i>Naveen Kumar Katam, Bo Zhang, Massoud Pedram</i> | |
| SILICON PHOTONIC MICRORING RESONATORS: DESIGN OPTIMIZATION UNDER FABRICATION NON-UNIFORMITY | 484 |
| <i>Asif Mirza, Febin Sunny, Sudeep Pasricha, Mahdi Nikdast</i> | |
| AUTOCKT: DEEP REINFORCEMENT LEARNING OF ANALOG CIRCUIT DESIGNS..... | 490 |
| <i>Keertana Settaluri, Ameer Haj-Ali, Qijing Huang, Kourosh Hakhamaneshi, Borivoje Nikolic</i> | |
| TOWARDS DECRYPTING THE ART OF ANALOG LAYOUT: PLACEMENT QUALITY PREDICTION VIA TRANSFER LEARNING..... | 496 |
| <i>Mingjie Liu, Keren Zhu, Jiaqi Gu, Linxiao Shen, Xiyuan Tang, Nan Sun, David Z. Pan</i> | |
| DESIGN OF MULTI-OUTPUT SWITCHED-CAPACITOR VOLTAGE REGULATOR VIA MACHINE LEARNING | 502 |
| <i>Zhiyuan Zhou, Syrine Belakaria, Aryan Deshwal, Wookpyo Hong, Janardhan Rao Doppa, Partha Pratim Pande, Deukhyoun Heo</i> | |
| TOWARDS SECURE COMPOSITION OF INTEGRATED CIRCUITS AND ELECTRONIC SYSTEMS: ON THE ROLE OF EDA..... | 508 |
| <i>Johann Knechtel, Elif Bilge Kavun, Francesco Regazzoni, Annelie Heuser, Anupam Chattopadhyay, Debdeep Mukhopadhyay, Soumyajit Dey, Yungsi Fei, Yaacov Belenky, Itamar Levi, Tim Güneysu, Patrick Schaumont, Ilia Polian</i> | |
| PITFALLS IN MACHINE LEARNING-BASED ADVERSARY MODELING FOR HARDWARE SYSTEMS..... | 514 |
| <i>Fatemeh Ganji, Sarah Amir, Shahin Tajik, Domenic Forte, Jean-Pierre Seifert</i> | |

| | |
|---|-----|
| USING UNIVERSAL COMPOSITION TO DESIGN AND ANALYZE SECURE COMPLEX HARDWARE SYSTEMS | 520 |
| <i>Ran Canetti, Marten Van Dijk, Hoda Maleki, Ulrich Rührmair, Patrick Schaumont</i> | |
| GAP-FREE PROCESSOR VERIFICATION BY S ² QED AND PROPERTY GENERATION..... | 526 |
| <i>Keerthikumara Devarajegowda, Mohammad Rahmani Fadiheh, Eshan Singh, Clark Barrett, Subhasish Mitra, Wolfgang Ecker, Dominik Stoffel, Wolfgang Kunz</i> | |
| SPEAR: HARDWARE-BASED IMPLICIT REWRITING FOR SQUARE-ROOT CIRCUIT VERIFICATION | 532 |
| <i>Atif Yasin, Tiankai Su, Sébastien Pillement, Maciej Ciesielski</i> | |
| A REINFORCEMENT LEARNING APPROACH TO DIRECTED TEST GENERATION FOR SHARED MEMORY VERIFICATION | 538 |
| <i>Nicolas Pfeifer, Bruno V. Zimpel, Gabriel A. G. Andrade, Luiz C. V. Dos Santos</i> | |
| TOWARDS FORMAL VERIFICATION OF OPTIMIZED AND INDUSTRIAL MULTIPLIERS | 544 |
| <i>Alireza Mahzoon, Daniel Große, Christoph Scholl, Rolf Drechsler</i> | |
| IS REGISTER TRANSFER LEVEL LOCKING SECURE?..... | 550 |
| <i>Chandan Karfa, Ramanuj Chouksey, Christian Pilato, Siddharth Garg, Ramesh Karri</i> | |
| DESIGN SPACE EXPLORATION FOR MODEL-BASED COMMUNICATION SYSTEMS..... | 556 |
| <i>Valentina Richthammer, Marcel Rieß, Julian Bestler, Frank Slomka, Michael Glaß</i> | |
| STATISTICAL TIME-BASED INTRUSION DETECTION IN EMBEDDED SYSTEMS | 562 |
| <i>Nadir A. Carreón, Allison Gilbreath, Roman Lysecky</i> | |
| A LOGIC SYNTHESIS TOOLBOX FOR REDUCING THE MULTIPLICATIVE COMPLEXITY IN LOGIC NETWORKS | 568 |
| <i>Leonora Testa, Mathias Soeken, Heinz Rieneer, Luca Amaru, Giovanni De Micheli</i> | |
| SAVING POWER BY CONVERTING FLIP-FLOP TO 3-PHASE LATCH-BASED DESIGNS | 574 |
| <i>Huimei Cheng, Xi Li, Yichen Gu, Peter A. Beerel</i> | |
| COMPUTING THE FULL QUOTIENT IN BI-DECOMPOSITION BY APPROXIMATION | 580 |
| <i>Anna Bernasconi, Valentina Ciriani, Jordi Cortadella, Tiziano Villa</i> | |
| MINIDELAY: MULTI-STRATEGY TIMING-AWARE LAYER ASSIGNMENT FOR ADVANCED TECHNOLOGY NODES | 586 |
| <i>Xinghai Zhang, Zhen Zhuang, Genggeng Liu, Xing Huang, Wen-Hao Liu, Wenzhong Guo, Ting-Chi Wang</i> | |
| THE HYPERGEOMETRIC DISTRIBUTION AS A MORE ACCURATE MODEL FOR STOCHASTIC COMPUTING..... | 592 |
| <i>Timothy J. Baker, John P. Hayes</i> | |
| ACCURACY ANALYSIS FOR STOCHASTIC CIRCUITS WITH D FLIP-FLOP INSERTION..... | 598 |
| <i>Kuncai Zhong, Weikang Qian</i> | |
| DYNAMIC STOCHASTIC COMPUTING FOR DIGITAL SIGNAL PROCESSING APPLICATIONS..... | 604 |
| <i>Siting Liu, Jie Han</i> | |
| SAMPLING FROM DISCRETE DISTRIBUTIONS IN COMBINATIONAL HARDWARE WITH APPLICATION TO POST-QUANTUM CRYPTOGRAPHY | 610 |
| <i>Michael X. Lyons, Kris Gaj</i> | |

| | |
|--|-----|
| ON THE PERFORMANCE OF NON-PROFILED DIFFERENTIAL DEEP LEARNING ATTACKS AGAINST AN AES ENCRYPTION ALGORITHM PROTECTED USING A CORRELATED NOISE GENERATION BASED HIDING COUNTERMEASURE..... | 614 |
| <i>Amir Alipour, Athanasios Papadimitriou, Vincent Berouille, Ehsan Aerabi, David Hély</i> | |
| FAST AND ACCURATE PERFORMANCE EVALUATION FOR RISC-V USING VIRTUAL PROTOTYPES*..... | 618 |
| <i>Vladimir Herdt, Daniel Große, Rolf Drechsler</i> | |
| AUTOMATED GENERATION OF LTL SPECIFICATIONS FOR SMART HOME IOT USING NATURAL LANGUAGE..... | 622 |
| <i>Shiyu Zhang, Juan Zhai, Lei Bu, Mingsong Chen, Linzhang Wang, Xuandong Li</i> | |
| A HEAT-RECIRCULATION-AWARE VM PLACEMENT STRATEGY FOR DATA CENTERS..... | 626 |
| <i>Hao Feng, Yuhui Deng, Yi Zhou</i> | |
| ENERGY OPTIMIZATION IN NCFET-BASED PROCESSORS | 630 |
| <i>Sami Salamin, Martin Rapp, Hussam Amrouch, Andreas Gerstlauer, Jörg Henkel</i> | |
| TOWARDS A MODEL-BASED MULTI-OBJECTIVE OPTIMIZATION APPROACH FOR SAFETY-CRITICAL REAL-TIME SYSTEMS | 634 |
| <i>Soulimane Kamni, Yassine Ouhammou, Antoine Bertout, Emmanuel Grolleau</i> | |
| CURRENT-MODE CARRY-FREE MULTIPLIER DESIGN USING A MEMRISTOR- TRANSISTOR CROSSBAR ARCHITECTURE | 638 |
| <i>Shengqi Yu, Ahmed Soltan, Rishad Shafik, Thanasin Bunnam, Fei Xia, Domenico Balsamo, Alex Yakovlev</i> | |
| N-BIT DATA PARALLEL SPIN WAVE LOGIC GATE..... | 642 |
| <i>Abdulqader Mahmoud, Frederic Vanderveken, Florin Ciubotaru, Christoph Adelman, Sorin Cotofana, Said Hamdioui</i> | |
| HIGH-SPEED ANALOG SIMULATION OF CMOS VISION CHIPS USING EXPLICIT INTEGRATION TECHNIQUES ON MANY-CORE PROCESSORS | 646 |
| <i>Gines Domenech-Asensi, Tom J. Kazmierski</i> | |
| A 100KHZ-1GHZ TERMINATION-DEPENDENT HUMAN BODY COMMUNICATION CHANNEL MEASUREMENT USING MINIATURIZED WEARABLE DEVICES | 650 |
| <i>Shitij Avlani, Mayukh Nath, Shovan Maity, Shreyas Sen</i> | |
| FROM DRUP TO PAC AND BACK | 654 |
| <i>Daniela Kaufmann, Armin Biere, Manuel Kauers</i> | |
| VERIFIABLE SECURITY TEMPLATES FOR HARDWARE..... | 658 |
| <i>William L. Harrison, Gerard Allwein</i> | |
| IFFSET: IN-FIELD FUZZING OF INDUSTRIAL CONTROL SYSTEMS USING SYSTEM EMULATION | 662 |
| <i>Dimitrios Tychalas, Michail Maniatakos</i> | |
| FANNET: FORMAL ANALYSIS OF NOISE TOLERANCE, TRAINING BIAS AND INPUT SENSITIVITY IN NEURAL NETWORKS | 666 |
| <i>Mahum Naseer, Mishal Fatima Minhas, Faiq Khalid, Muhammad Abdullah Hanif, Osman Hasan, Muhammad Shafique</i> | |

| | |
|---|-----|
| A SCALABLE MIXED SYNTHESIS FRAMEWORK FOR HETEROGENEOUS NETWORKS | 670 |
| <i>Max Austin, Scott Temple, Walter Lau Neto, Luca Amarù, Xifan Tang, Pierre-Emmanuel Gaillardon</i> | |
| DISCERN: DISTILLING STANDARD-CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES | 674 |
| <i>Shubham Rai, Michael Raitza, Siva Satyendra Sahoo, Akash Kumar</i> | |
| A 16×128 STOCHASTIC-BINARY PROCESSING ELEMENT ARRAY FOR ACCELERATING STOCHASTIC DOT-PRODUCT COMPUTATION USING 1-16 BIT-STREAM LENGTH | 678 |
| <i>Qian Chen, Yuqi Su, Hyunjoon Kim, Taeyeun Yoo, Tony Tae-Hyoung Kim, Bongjin Kim</i> | |
| TOWARDS EXPLORING THE POTENTIAL OF ALTERNATIVE QUANTUM COMPUTING ARCHITECTURES | 682 |
| <i>Arighna Deb, Gerhard W. Dueck, Robert Wille</i> | |
| ACCELERATING QUANTUM APPROXIMATE OPTIMIZATION ALGORITHM USING MACHINE LEARNING | 686 |
| <i>Mahabubul Alam, Abdullah Ash-Saki, Swaroop Ghosh</i> | |
| IN-MEMORY RESISTIVE RAM IMPLEMENTATION OF BINARIZED NEURAL NETWORKS FOR MEDICAL APPLICATIONS | 690 |
| <i>Bogdan Penkovsky, Marc Bocquet, Tifenn Hirtzlin, Jacques-Olivier Klein, Etienne Nowak, Elisa Vianello, Jean-Michel Portal, Damien Querlioz</i> | |
| MIXED-SIGNAL VECTOR-BY-MATRIX MULTIPLIER CIRCUITS BASED ON 3D-NAND MEMORIES FOR NEUROCOMPUTING | 696 |
| <i>Mohammad Bavandpour, Shubham Sahay, Mohammad Reza Mahmoodi, Dmitri Strukov</i> | |
| AN EFFICIENT PERSISTENCY AND RECOVERY MECHANISM FOR SGX-STYLE INTEGRITY TREE IN SECURE NVM | 702 |
| <i>Mengya Lei, Fang Wang, Dan Feng, Fan Li, Jie Xu</i> | |
| REVISITING PERSISTENT HASH TABLE DESIGN FOR COMMERCIAL NON-VOLATILE MEMORY | 708 |
| <i>Kaixin Huang, Yan Yan, Linpeng Huang</i> | |
| OPTIMIZING PERFORMANCE OF PERSISTENT MEMORY FILE SYSTEMS USING VIRTUAL SUPERPAGES | 714 |
| <i>Chaoshu Yang, Duo Liu, Runyu Zhang, Xianzhang Chen, Shun Nie, Qingfeng Zhuge, Edwin H.-M. Sha</i> | |
| FREQUENT ACCESS PATTERN-BASED PREFETCHING INSIDE OF SOLID-STATE DRIVES | 720 |
| <i>Xiaofei Xu, Zhigang Cai, Jianwei Liao, Yutaka Ishiakwa</i> | |
| ENGINEERING CHANGE ORDER FOR COMBINATIONAL AND SEQUENTIAL DESIGN RECTIFICATION | 726 |
| <i>Jie-Hong R. Jiang, Victor N. Kravets, Nian-Ze Lee</i> | |
| EXACT DAG-AWARE REWRITING | 732 |
| <i>Heinz Riener, Alan Mishchenko, Mathias Soeken</i> | |
| LEARNING TO AUTOMATE THE DESIGN UPDATES FROM OBSERVED ENGINEERING CHANGES IN THE CHIP DEVELOPMENT CYCLE | 738 |
| <i>Victor N. Kravets, Jie-Hong R. Jiang, Heinz Riener</i> | |

| | |
|---|-----|
| SYNTHESIS AND OPTIMIZATION OF MULTIPLE PORTIONS OF CIRCUITS FOR ECO BASED ON SET-COVERING AND QBF FORMULATIONS | 744 |
| <i>Masahiro Fujita, Yusuke Kimura, Xingming Le, Yukio Miyasaka, Amir Masoud Gharehbaghi</i> | |
| EFFICIENT HARDWARE-ASSISTED CRASH CONSISTENCY IN ENCRYPTED PERSISTENT MEMORY | 750 |
| <i>Zhan Zhang, Jianhui Yue, Xiaofei Liao, Hai Jin</i> | |
| 2DCC: CACHE COMPRESSION IN TWO DIMENSIONS..... | 756 |
| <i>Amin Ghasemazar, Mohammad Ewais, Prashant Nair, Mieszko Lis</i> | |
| GRAPHVINE: EXPLOITING MULTICAST FOR SCALABLE GRAPH ANALYTICS | 762 |
| <i>Leul Belayneh, Valeria Bertacco</i> | |
| ACOUSTIC: ACCELERATING CONVOLUTIONAL NEURAL NETWORKS THROUGH OR- UNIPOLAR SKIPPED STOCHASTIC COMPUTING..... | 768 |
| <i>Wojciech Romaszkan, Tianmu Li, Tristan Melton, Sudhakar Pamarti, Puneet Gupta</i> | |
| ACCURACY TOLERANT NEURAL NETWORKS UNDER AGGRESSIVE POWER OPTIMIZATION | 774 |
| <i>Xiang-Xiu Wu, Yi-Wen Hung, Yung-Chih Chen, Shih-Chieh Chang</i> | |
| A CONVOLUTIONAL RESULT SHARING APPROACH FOR BINARIZED NEURAL NETWORK INFERENCE | 780 |
| <i>Ya-Chun Chang, Chia-Chun Lin, Yi-Ting Lin, Yung-Chih Chen, Chun-Yao Wang</i> | |
| PHONEBIT: EFFICIENT GPU-ACCELERATED BINARY NEURAL NETWORK INFERENCE ENGINE FOR MOBILE PHONES..... | 786 |
| <i>Gang Chen, Shengyu He, Haitao Meng, Kai Huang</i> | |
| A DFT SCHEME TO IMPROVE COVERAGE OF HARD-TO-DETECT FAULTS IN FINFET SRAMS | 792 |
| <i>Guilherme Cardoso Medeiros, Cemil Cem Gürsoy, Lizhou Wu, Moritz Fieback, Maksim Jenihhin, Mottaqiallah Taouil, Said Hamdioui</i> | |
| SYNTHESIS OF FAULT-TOLERANT RECONFIGURABLE SCAN NETWORKS..... | 798 |
| <i>Sebastian Brandhofer, Michael A. Kochte, Hans-Joachim Wunderlich</i> | |
| USING PROGRAMMABLE DELAY MONITORS FOR WEAR-OUT AND EARLY LIFE FAILURE PREDICTION | 804 |
| <i>Chang Liu, Eric Schneider, Hans-Joachim Wunderlich</i> | |
| MAXIMIZING YIELD FOR APPROXIMATE INTEGRATED CIRCUITS..... | 810 |
| <i>Marcello Traiola, Arnaud Virazel, Patrick Girard, Mario Barbareschi, Alberto Bosio</i> | |
| A DIODE-AWARE MODEL OF PV MODULES FROM DATASHEET SPECIFICATIONS | 816 |
| <i>Sara Vinco, Yukai Chen, Enrico Macii, Massimo Poncino</i> | |
| ACHIEVING DETERMINISM IN ADAPTIVE AUTOSAR | 822 |
| <i>Christian Menard, Andrés Goens, Marten Lohstroh, Jeronimo Castrillon</i> | |
| A FAIL-SAFE ARCHITECTURE FOR AUTOMATED DRIVING | 828 |
| <i>Sebastian Vom Dorff, Bert Bøddeker, Maximilian Kneissl, Martin Fränze</i> | |
| PRIORITY-PRESERVING OPTIMIZATION OF STATUS QUO ID-ASSIGNMENTS IN CONTROLLER AREA NETWORK..... | 834 |
| <i>Sebastian Schwitalla, Lea Schönberger, Jian-Jia Chen</i> | |

| | |
|--|-----|
| NEURONFLOW: A NEUROMORPHIC PROCESSOR ARCHITECTURE FOR LIVE AI APPLICATIONS..... | 840 |
| <i>Orlando Moreira, Amirreza Yousefzadeh, Fabian Chersi, Gokturk Cinserin, Rik-Jan Zwartenkot, Ajay Kapoor, Peng Qiao, Peter Kievits, Mina Khoei, Louis Rouillard, Aimee Ferouge, Jonathan Tapson, Ashoka Visweswara</i> | |
| A FRAMEWORK FOR ADDING LOW-OVERHEAD, FINE-GRAINED POWER DOMAINS TO CGRAS | 846 |
| <i>Ankita Nayak, Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann, Stephen Richardson, Rick Bahr, Pat Hanrahan, Mark Horowitz, Priyanka Raina</i> | |
| BLASTFUNCTION: AN FPGA-AS-A-SERVICE SYSTEM FOR ACCELERATED SERVERLESS COMPUTING..... | 852 |
| <i>Marco Bacis, Rolando Brondolin, Marco D. Santambrogio</i> | |
| ENERGY-AWARE PLACEMENT FOR SRAM-NVM HYBRID FPGAS | 858 |
| <i>Seongsik Park, Jongwan Kim, Sungroh Yoon</i> | |
| REALIZING QUANTUM ALGORITHMS ON REAL QUANTUM COMPUTING DEVICES..... | 864 |
| <i>Carmen G. Almudever, Lingling Lao, Robert Wille, Gian G. Guerreschi</i> | |
| VERIFICATION RUNTIME ANALYSIS: GET THE MOST OUT OF PARTIAL VERIFICATION | 873 |
| <i>Martin Ring, Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler</i> | |
| GPU-ACCELERATED TIME SIMULATION OF SYSTEMS WITH ADAPTIVE VOLTAGE AND FREQUENCY SCALING | 879 |
| <i>Eric Schneider, Hans-Joachim Wunderlich</i> | |
| LAZY EVENT PREDICTION USING DEFINING TREES AND SCHEDULE BYPASS FOR OUT-OF-ORDER PDES..... | 885 |
| <i>Daniel Mendoza, Zhongqi Cheng, Emad Arasteh, Rainer Domer</i> | |
| EMBEDDING HIERARCHICAL SIGNAL TO SIAMESE NETWORK FOR FAST NAME RECTIFICATION..... | 891 |
| <i>Yi-An Chen, Gung-Yu Pan, Che-Hua Shih, Yen-Chin Liao, Chia-Chih Yen, Hsie-Chia Chang</i> | |
| RESOURCE-AWARE MAPREDUCE RUNTIME FOR MULTI/MANY-CORE ARCHITECTURES | 897 |
| <i>Konstantinos Iliakis, Sotirios Xydis, Dimitrios Soudris</i> | |
| TOWARDS A QUALIFIABLE OPENMP FRAMEWORK FOR EMBEDDED SYSTEMS..... | 903 |
| <i>Adrian Munera, Sara Royuela, Eduardo Quiñones</i> | |
| ENERGY-EFFICIENT RUNTIME RESOURCE MANAGEMENT FOR ADAPTABLE MULTI-APPLICATION MAPPING | 909 |
| <i>Robert Khasanov, Jeronimo Castrillon</i> | |
| SWEEPING FOR LEAKAGE IN MASKED CIRCUIT LAYOUTS | 915 |
| <i>Danilo Šijacic, Josep Balasch, Ingrid Verbauwhede</i> | |
| INCREASED REPRODUCIBILITY AND COMPARABILITY OF DATA LEAK EVALUATIONS USING EXOT | 921 |
| <i>Philipp Miedl, Bruno Klopott, Lothar Thiele</i> | |
| GHOSTBUSTERS: MITIGATING SPECTRE ATTACKS ON A DBT-BASED PROCESSOR | 927 |
| <i>Simon Rokicki</i> | |

| | |
|--|-----|
| DYNAMIC FAULTS BASED HARDWARE TROJAN DESIGN IN STT-MRAM | 933 |
| <i>Sarath Mohanachandran Nair, Rajendra Bishnoi, Arunkumar Vijayan, Mehdi B. Tahoori</i> | |
| ORACLE-BASED LOGIC LOCKING ATTACKS: PROTECT THE ORACLE NOT ONLY THE NETLIST..... | 939 |
| <i>Emmanouil Kalligeros, Nikolaos Karousos, Irene G. Karybali</i> | |
| ANYTIMENET: CONTROLLING TIME-QUALITY TRADEOFFS IN DEEP NEURAL NETWORK ARCHITECTURES..... | 945 |
| <i>Jung-Eun Kim, Richard Bradford, Zhong Shao</i> | |
| ANTIDOTE: ATTENTION-BASED DYNAMIC OPTIMIZATION FOR NEURAL NETWORK RUNTIME EFFICIENCY | 951 |
| <i>Fuxun Yu, Chenchen Liu, Di Wang, Yanzhi Wang, Xiang Chen</i> | |
| USING LEARNING CLASSIFIER SYSTEMS FOR THE DSE OF ADAPTIVE EMBEDDED SYSTEMS | 957 |
| <i>Fedor Smirnov, Behnaz Pourmohseni, Jürgen Teich</i> | |
| CNT-CACHE: AN ENERGY-EFFICIENT CARBON NANOTUBE CACHE WITH ADAPTIVE ENCODING | 963 |
| <i>Dawen Xu, Kexin Chu, Cheng Liu, Ying Wang, Lei Zhang, Huawei Li</i> | |
| ENHANCING MULTITHREADED PERFORMANCE OF ASYMMETRIC MULTICORES WITH SIMD OFFLOADING | 967 |
| <i>Jeckson Dellagostin Souza, Madhavan Manivannan, Miquel Pericàs, Antonio Carlos Schneider Beck</i> | |
| HARDWARE ACCELERATION OF CNN WITH ONE-HOT QUANTIZATION OF WEIGHTS AND ACTIVATIONS..... | 971 |
| <i>Gang Li, Peisong Wang, Zejian Liu, Cong Leng, Jian Cheng</i> | |
| BNNSPLIT: BINARIZED NEURAL NETWORKS FOR EMBEDDED DISTRIBUTED FPGA- BASED COMPUTING SYSTEMS | 975 |
| <i>Giorgia Fiscaletti, Marco Speziali, Luca Stornaiuolo, Marco D. Santambrogio, Donatella Sciuto</i> | |
| L2L: A HIGHLY ACCURATE LOG ₂ LEAD QUANTIZATION OF PRE-TRAINED NEURAL NETWORKS..... | 979 |
| <i>Salim Ullah, Siddharth Gupta, Kapil Ahuja, Aruna Tiwari, Akash Kumar</i> | |
| FAULT DIAGNOSIS OF VIA-SWITCH CROSSBAR IN NON-VOLATILE FPGA | 983 |
| <i>Ryutaro Doi, Xu Bai, Toshitsugu Sakamoto, Masanori Hashimoto</i> | |
| APPLYING RESERVATION-BASED SCHEDULING TO A μ C-BASED HYPERVISOR: AN INDUSTRIAL CASE STUDY..... | 987 |
| <i>Dakshina Dasari, Michael Pressler, Arne Hamann, Dirk Ziegenbein, Paul Austin</i> | |
| REAL-TIME ENERGY MONITORING IN IOT-ENABLED MOBILE DEVICES | 991 |
| <i>Nitin Shivaraman, Seima Saki, Zhiwei Liu, Saravanan Ramanathan, Arvind Easwaran, Sebastian Steinhorst</i> | |
| TOWARDS SPECIFICATION AND TESTING OF RISC-V ISA COMPLIANCE?..... | 995 |
| <i>Vladimir Herdt, Daniel Große, Rolf Drechsler</i> | |
| POST-SILICON VALIDATION OF THE IBM POWER9 PROCESSOR..... | 999 |
| <i>Tom Kolan, Hillel Mendelson, Vitali Sokhin, Kevin Reick, Elena Tsanko, Greg Wetli</i> | |

| | |
|---|------|
| ON THE TASK MAPPING AND SCHEDULING FOR DAG-BASED EMBEDDED VISION APPLICATIONS ON HETEROGENEOUS MULTI/MANY-CORE ARCHITECTURES..... | 1003 |
| <i>Stefano Aldegheri, Nicola Bombieri, Hiren Patel</i> | |
| ARE CLOUD FPGAS REALLY VULNERABLE TO POWER ANALYSIS ATTACKS?..... | 1007 |
| <i>Ognjen Glamocanin, Louis Coulon, Francesco Regazzoni, Mirjana Stojilovic</i> | |
| EFFICIENT TRAINING ON EDGE DEVICES USING ONLINE QUANTIZATION..... | 1011 |
| <i>Michael H. Ostertag, Sarah Al-Doweesh, Tajana Rosing</i> | |
| MULTI-AGENT ACTOR-CRITIC METHOD FOR JOINT DUTY-CYCLE AND TRANSMISSION POWER CONTROL..... | 1015 |
| <i>Sota Sawaguchi, Jean-Frédéric Christmann, Anca Molnos,Carolynn Bernier, Suzanne Lesecq</i> | |
| AN ON-CHIP LEARNING ACCELERATOR FOR SPIKING NEURAL NETWORKS USING STT-RAM CROSSBAR ARRAYS..... | 1019 |
| <i>Shruti R. Kulkarni, Shihui Yin, Jae-Sun Seo, Bipin Rajendran</i> | |
| OVERCOMING CHALLENGES FOR ACHIEVING HIGH IN-SITU TRAINING ACCURACY WITH EMERGING MEMORIES..... | 1025 |
| <i>Shanshi Huang, Xiaoyu Sun, Xiaochen Peng, Hongwu Jiang, Shimeng Yu</i> | |
| AUTOMATED TEST GENERATION FOR TROJAN DETECTION USING DELAY-BASED SIDE CHANNEL ANALYSIS..... | 1031 |
| <i>Yangdi Lyu, Prabhat Mishra</i> | |
| MICROFLUIDIC TROJAN DESIGN IN FLOW-BASED BIOCHIPS..... | 1037 |
| <i>Mohammed Shayan, Sukanta Bhattacharjee, Yong-Ak Song, Krishnendu Chakrabarty, Ramesh Karri</i> | |
| TOWARDS MALICIOUS EXPLOITATION OF ENERGY MANAGEMENT MECHANISMS..... | 1043 |
| <i>Safouane Noubir, Maria Mendez Real, Sebastien Pillement</i> | |
| ESP4ML: PLATFORM-BASED DESIGN OF SYSTEMS-ON-CHIP FOR EMBEDDED MACHINE LEARNING..... | 1049 |
| <i>Davide Giri, Kuan-Lin Chiu, Giuseppe Di Guglielmo, Paolo Mantovani, Luca P. Carloni</i> | |
| PROBABILISTIC SEQUENTIAL MULTI-OBJECTIVE OPTIMIZATION OF CONVOLUTIONAL NEURAL NETWORKS..... | 1055 |
| <i>Zixuan Yin, Warren Gross, Brett H. Meyer</i> | |
| ARS: REDUCING F2FS FRAGMENTATION FOR SMARTPHONES USING DECISION TREES..... | 1061 |
| <i>Lihua Yang, Fang Wang, Zhipeng Tan, Dan Feng, Jiaying Qian, Shiyun Tu</i> | |
| TRANSPIRE: AN ENERGY-EFFICIENT TRANSPRECISION FLOATING-POINT PROGRAMMABLE ARCHITECTURE..... | 1067 |
| <i>Rohit Prasad, Satyajit Das, Kevin J. M. Martin, Giuseppe Tagliavini, Philippe Coussy, Luca Benini, Davide Rossi</i> | |
| MODELING AND DESIGNING OF A PVT AUTO-TRACKING TIMING-SPECULATIVE SRAM..... | 1073 |
| <i>Shan Shen, Tianxiang Shao, Ming Ling, Jun Yang, Longxing Shi</i> | |

| | |
|--|------|
| SOLVING CONSTRAINT SATISFACTION PROBLEMS USING THE LOIHI SPIKING NEUROMORPHIC PROCESSOR | 1079 |
| <i>Chris Yakopcic, Nayim Rahman, Tanvir Atahary, Tarek M. Taha, Scott Douglass</i> | |
| ACCURATE POWER DENSITY MAP ESTIMATION FOR COMMERCIAL MULTI-CORE MICROPROCESSORS | 1085 |
| <i>Jinwei Zhang, Sheriff Sadiqbatcha, Wentian Jin, Sheldon X.-D. Tan</i> | |
| ANALYSIS AND SOLUTION OF CNN ACCURACY REDUCTION OVER CHANNEL LOOP TILING..... | 1091 |
| <i>Yesung Kang, Yoonho Park, Sunghoon Kim, Eunji Kwon, Taeho Lim, Sangyun Oh, Mingyu Woo, Seokhyeong Kang</i> | |
| DC-CNN: COMPUTATIONAL FLOW REDEFINITION FOR EFFICIENT CNN THROUGH STRUCTURAL DECOUPLING | 1097 |
| <i>Fuxun Yu, Zhuwei Qin, Di Wang, Ping Xu, Chenchen Liu, Zhi Tian, Xiang Chen</i> | |
| ABC: ABSTRACT PREDICTION BEFORE CONCRETENESS | 1103 |
| <i>Jung-Eun Kim, Richard Bradford, Man-Ki Yoon, Zhong Shao</i> | |
| A COMPOSITIONAL APPROACH USING KERAS FOR NEURAL NETWORKS IN REAL- TIME SYSTEMS | 1109 |
| <i>Xin Yang, Partha Roop, Hammond Pearce, Jin Woo Ro</i> | |
| RACE: REVERSE-ORDER PROCESSOR RELIABILITY ANALYSIS..... | 1115 |
| <i>Athanasios Chatzidimitriou, Dimitris Gizopoulos</i> | |
| DEFCON: GENERATING AND DETECTING FAILURE-PRONE INSTRUCTION SEQUENCES VIA STOCHASTIC SEARCH..... | 1121 |
| <i>Ioannis Tsiokanos, Lev Mukhanov, Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, Georgios Karakonstantis</i> | |
| LAD-ECC: ENERGY-EFFICIENT ECC MECHANISM FOR GPGPUS REGISTER FILE | 1127 |
| <i>Xiaohui Wei, Hengshan Yue, Jingweijia Tan</i> | |
| FLOATING RANDOM WALK BASED CAPACITANCE SOLVER FOR VLSI STRUCTURES WITH NON-STRATIFIED DIELECTRICS | 1133 |
| <i>Mingye Song, Ming Yang, Wenjian Yu</i> | |
| TOWARDS SERIAL-EQUIVALENT MULTI-CORE PARALLEL ROUTING FOR FPGAS | 1139 |
| <i>Minghua Shen, Nong Xiao</i> | |
| SELF-ALIGNED DOUBLE-PATTERNING AWARE LEGALIZATION..... | 1145 |
| <i>Hua Xiang, Gi-Joon Nam, Gustavo Tellez, Shyam Ramji, Xiaoqing Xu</i> | |
| EXPLAINABLE DRC HOTSPOT PREDICTION WITH RANDOM FOREST AND SHAP TREE EXPLAINER..... | 1151 |
| <i>Wei Zeng, Azadeh Davoodi, Rasit Onur Topaloglu</i> | |
| STUDY ON THE COMPENSATION OF SILICON PHOTONICS-BASED MODULATORS IN DCI APPLICATIONS..... | 1157 |
| <i>Naim Ben-Hamida, Ahmad Abdo, Xueyang Li, Md Samiul Alam, Mahdi Parvizi, Claude D'Amours, David V. Plant</i> | |
| DEEPRACING: A FRAMEWORK FOR AUTONOMOUS RACING..... | 1163 |
| <i>Trent Weiss, Madhur Behl</i> | |

| | |
|---|------|
| FAIL-OPERATIONAL AUTOMOTIVE SOFTWARE DESIGN USING AGENT-BASED GRACEFUL DEGRADATION | 1169 |
| <i>Philipp Weiss, Andreas Weichslgartner, Felix Reimann, Sebastian Steinhorst</i> | |
| A DISTRIBUTED SAFETY MECHANISM USING MIDDLEWARE AND HYPERVISORS FOR AUTONOMOUS VEHICLES | 1175 |
| <i>Tjerk Bijlsma, Andrii Buriachevskyi, Alessandro Frigerio, Yuting Fu, Kees Goossens, Ali Osman Örs, Pieter J. Van Der Perk, Andrei Terechko, Bart Vermeulen</i> | |
| FLEDGE: FLEXIBLE EDGE PLATFORMS ENABLED BY IN-MEMORY COMPUTING | 1181 |
| <i>Kamalika Datta, Arko Dutt, Ahmed Zaky, Umesh Chand, Devendra Singh, Yida Li, Jackson Chun-Yang Huang, Aaron Thean, Mohamed M Sabry Aly</i> | |
| COMPUTATIONAL SRAM DESIGN AUTOMATION USING PUSHED-RULE BITCELLS FOR ENERGY-EFFICIENT VECTOR PROCESSING | 1187 |
| <i>J.-P. Noel, V. Egloff, M. Kooli, R. Gauchi, J.-M. Portal, H.-P. Charles, P. Vivet, B. Giraud</i> | |
| PROXSIM: GPU-BASED SIMULATION FRAMEWORK FOR CROSS-LAYER APPROXIMATE DNN OPTIMIZATION | 1193 |
| <i>Cecilia De La Parra, Andre Guntoro, Akash Kumar</i> | |
| PCM: PRECISION-CONTROLLED MEMORY SYSTEM FOR ENERGY EFFICIENT DEEP NEURAL NETWORK TRAINING | 1199 |
| <i>Boyeal Kim, Sang Hyun Lee, Hyun Kim, Duy-Thanh Nguyen, Minh-Son Le, Ik Joon Chang, Dohun Kwon, Jin Hyeok Yoo, Jun Won Choi, Hyuk-Jae Lee</i> | |
| RED-CANE: A SYSTEMATIC METHODOLOGY FOR RESILIENCE ANALYSIS AND DESIGN OF CAPSULE NETWORKS UNDER APPROXIMATIONS | 1205 |
| <i>Alberto Marchisio, Vojtech Mrazek, Muhammad Abudllah Hanif, Muhammad Shafique</i> | |
| IMPACT OF MAGNETIC COUPLING AND DENSITY ON STT-MRAM PERFORMANCE | 1211 |
| <i>Lizhou Wu, Siddharth Rao, Mottaqiallah Taouil, Erik Jan Marinissen, Gouri Sankar Kar, Said Hamdioui</i> | |
| HIGH-DENSITY, LOW-POWER VOLTAGE-CONTROL SPIN ORBIT TORQUE MEMORY WITH SYNCHRONOUS TWO-STEP WRITE AND SYMMETRIC READ TECHNIQUES | 1217 |
| <i>Haotian Wang, Wang Kang, Liuyang Zhang, He Zhang, Brajesh Kumar Kaushik, Weisheng Zhao</i> | |
| DESIGN OF ALMOST-NONVOLATILE EMBEDDED DRAM USING NANO-ELECTROMECHANICAL RELAY DEVICES | 1223 |
| <i>Hongtao Zhong, Mingyang Gu, Juejian Wu, Huazhong Yang, Xueqing Li</i> | |
| THERMAL-CYCLING-AWARE DYNAMIC RELIABILITY MANAGEMENT IN MANY-CORE SYSTEM-ON-CHIP | 1229 |
| <i>Mohammad-Hashem Haghbayan, Antonio Miele, Zhuo Zou, Hannu Tenhunen, Juha Plosila</i> | |
| DETERMINISTIC CACHE-BASED EXECUTION OF ON-LINE SELF-TEST ROUTINES IN MULTI-CORE AUTOMOTIVE SYSTEM-ON-CHIPS | 1235 |
| <i>Andrea Floridia, Tzamn Melendez Carmona, Davide Piumatti, Annachiara Ruospo, Ernesto Sanchez, Sergio De Luca, Rosario Martorana, Mose Alessandro Pernice</i> | |
| FT-CLIPACT: RESILIENCE ANALYSIS OF DEEP NEURAL NETWORKS AND IMPROVING THEIR FAULT TOLERANCE USING CLIPPED ACTIVATION | 1241 |
| <i>Le-Ha Hoang, Muhammad Abdullah Hanif, Muhammad Shafique</i> | |

| | |
|---|------|
| Q-LEARNING BASED BACKUP FOR ENERGY HARVESTING POWERED EMBEDDED SYSTEMS..... | 1247 |
| <i>Wei Fan, Yujie Zhang, Weining Song, Mengying Zhao, Zhaoyan Shen, Zhiping Jia</i> | |
| A NOVEL TIGFET-BASED DFF DESIGN FOR IMPROVED RESILIENCE TO POWER SIDE-CHANNEL ATTACKS..... | 1253 |
| <i>Mohammad Mehdi Sharifi, Ramin Rajaei, Patsy Cadareanut, Pierre-Emmanuel Gaillardon, Yier Jin, Michael Niemier, X. Sharon Hu</i> | |
| LOW COMPLEXITY MULTI-DIRECTIONAL IN-AIR ULTRASONIC GESTURE RECOGNITION USING A TCN..... | 1259 |
| <i>Emad A. Ibrahim, Marc Geilen, Jos Huisken, Min Li, José Pineda De Gyvez</i> | |
| PIM-ALIGNER: A PROCESSING-IN-MRAM PLATFORM FOR BIOLOGICAL SEQUENCE ALIGNMENT..... | 1265 |
| <i>Shaahin Angizi, Jiao Sun, Wei Zhang, Deliang Fan</i> | |
| HIT: A HIDDEN INSTRUCTION TROJAN MODEL FOR PROCESSORS..... | 1271 |
| <i>Jiaqi Zhang, Ying Zhang, Huawei Li, Jianhui Jiang</i> | |
| BITSTREAM MODIFICATION ATTACK ON SNOW 3G..... | 1275 |
| <i>Michail Moraitis, Elena Dubrova</i> | |
| A MACHINE LEARNING BASED WRITE POLICY FOR SSD CACHE IN CLOUD BLOCK STORAGE..... | 1279 |
| <i>Yu Zhang, Ke Zhou, Ping Huang, Hua Wang, Jianying Hu, Yangtao Wang, Yongguang Ji, Bin Cheng</i> | |
| YOU ONLY SEARCH ONCE: A FAST AUTOMATION FRAMEWORK FOR SINGLE-STAGE DNN/ACCELERATOR CO-DESIGN..... | 1283 |
| <i>Weiwei Chen, Ying Wang, Shuang Yang, Chen Liu, Lei Zhang</i> | |
| WHEN SORTING NETWORK MEETS PARALLEL BITSTREAMS: A FAULT-TOLERANT PARALLEL TERNARY NEURAL NETWORK ACCELERATOR BASED ON STOCHASTIC COMPUTING..... | 1287 |
| <i>Yawen Zhang, Sheng Lin, Runsheng Wang, Yanzhi Wang, Yuan Wang, Weikang Qian, Ru Huang</i> | |
| WAVEPRO: CLOCK-LESS WAVE-PROPAGATED PIPELINE COMPILER FOR LOW-POWER AND HIGH-THROUGHPUT COMPUTATION..... | 1291 |
| <i>Yehuda Kra, Tzachi Noy, Adam Teman</i> | |
| DEEPNVM: A FRAMEWORK FOR MODELING AND ANALYSIS OF NON-VOLATILE MEMORY TECHNOLOGIES FOR DEEP LEARNING APPLICATIONS..... | 1295 |
| <i>Ahmet Fatih Inci, Mehmet Meric Isgenc, Diana Marculescu</i> | |
| EFFICIENT EMBEDDED MACHINE LEARNING APPLICATIONS USING ECHO STATE NETWORKS..... | 1299 |
| <i>L. Cerina, M. D. Santambrogio, G. Franco, C. Gallicchio, A. Micheli</i> | |
| EXPLFRAME: EXPLOITING PAGE FRAME CACHE FOR FAULT ANALYSIS OF BLOCK CIPHERS..... | 1303 |
| <i>Anirban Chakraborty, Sarani Bhattacharya, Sayandeep Saha, Debdeep Mukhopadhyay</i> | |
| XGBIR: AN XGBOOST-BASED IR DROP PREDICTOR FOR POWER DELIVERY NETWORK..... | 1307 |
| <i>Chi-Hsien Pao, An-Yu Su, Yu-Min Lee</i> | |

| | |
|--|------|
| ON PRE-ASSIGNMENT ROUTE PROTOTYPING FOR IRREGULAR BUMPS ON BGA PACKAGES | 1311 |
| <i>Jyun-Ru Jiang, Yun-Chih Kuo, Simon Yi-Hung Chen, Hung-Ming Chen</i> | |
| TOWARDS BEST-EFFORT APPROXIMATION: APPLYING NAS TO GENERAL-PURPOSE APPROXIMATE COMPUTING | 1315 |
| <i>Weiwei Chen, Ying Wang, Shuang Yang, Chen Liu, Lei Zhang</i> | |
| ON THE AUTOMATIC EXPLORATION OF WEIGHT SHARING FOR DEEP NEURAL NETWORK COMPRESSION | 1319 |
| <i>Etienne Dupuis, David Novo, Ian O'Connor, Alberto Bosio</i> | |
| ROBUST AND HIGH-PERFORMANCE 12-T INTERLOCKED SRAM FOR IN-MEMORY COMPUTING | 1323 |
| <i>Neelam Surana, Mili Lavania, Abhishek Barma, Joycee Mekie</i> | |
| HIGH DENSITY STT-MRAM COMPILER DESIGN, VALIDATION AND CHARACTERIZATION METHODOLOGY IN 28NM FDSOI TECHNOLOGY | 1327 |
| <i>Piyush Jain, Akshay Kumar, Nicolaas Van Winkelhoff, Didier Gayraud, Surya Gupta, Abdelali El Amraoui, Giorgio Palma, Alexandra Gourio, Laurent Vachez, Luc Palau, Jean-Christophe Buy, Cyrille Dray</i> | |
| AN APPROXIMATION-BASED FAULT DETECTION SCHEME FOR IMAGE PROCESSING APPLICATIONS..... | 1331 |
| <i>Matteo Biasielli, Luca Cassano, Antonio Miele</i> | |
| TRANSPORT-FREE MODULE BINDING FOR SAMPLE PREPARATION USING MICROFLUIDIC FULLY PROGRAMMABLE VALVE ARRAYS | 1335 |
| <i>Gautam Choudhary, Sandeep Pal, Debraj Kundu, Sukanta Bhattacharjee, Shigeru Yamashita, Bing Li, Ulf Schlichtmann, Sudip Roy</i> | |
| MAKING THE RELATIONSHIP BETWEEN UNCERTAINTY ESTIMATION AND SAFETY LESS UNCERTAIN..... | 1139 |
| <i>Vincent Aravantinos, Peter Schlicht</i> | |
| SYSTEM THEORETIC VIEW ON UNCERTAINTIES..... | 1345 |
| <i>Roman Gansch, Ahmad Adee</i> | |
| DETECTION OF FALSE POSITIVE AND FALSE NEGATIVE SAMPLES IN SEMANTIC SEGMENTATION..... | 1351 |
| <i>Matthias Rottmann, Kira Maag, Robin Chan, Fabian Hüger, Peter Schlicht, Hanno Gottschalk</i> | |
| NEXT GENERATION ARITHMETIC FOR EDGE COMPUTING | 1357 |
| <i>Andre Guntoro, Cecilia De La Parra, Farhad Merchant, Florent De Dinechin, John L. Gustafson, Martin Langhammer, Rainer Leupers, Sangeeth Nambiar</i> | |
| REALM: REDUCED-ERROR APPROXIMATE LOG-BASED INTEGER MULTIPLIER | 1366 |
| <i>Hassaan Saadat, Haris Javaid, Aleksandar Ignjatovic, Sri Parameswaran</i> | |
| A FAST BDD MINIMIZATION FRAMEWORK FOR APPROXIMATE COMPUTING | 1372 |
| <i>Andreas Wendler, Oliver Keszocze</i> | |
| ON THE DESIGN OF HIGH PERFORMANCE HW ACCELERATOR THROUGH HIGH-LEVEL SYNTHESIS SCHEDULING APPROXIMATIONS | 1378 |
| <i>Siyuan Xu, Benjamin Carrion Schafer</i> | |

| | |
|--|------|
| FAST KRIGING-BASED ERROR EVALUATION FOR APPROXIMATE COMPUTING SYSTEMS..... | 1384 |
| <i>Justine Bonnot, Daniel Menard, Karol Desnos</i> | |
| COMMUNICATION-EFFICIENT VIEW-POOLING FOR DISTRIBUTED MULTI-VIEW NEURAL NETWORKS..... | 1390 |
| <i>Manik Singhal, Vijay Raghunathan, Anand Raghunathan</i> | |
| AN ANOMALY COMPREHENSION NEURAL NETWORK FOR SURVEILLANCE VIDEOS ON TERMINAL DEVICES..... | 1396 |
| <i>Yuan Cheng, Guangtai Huang, Peining Zhen, Bin Liu, Hai-Bao Chen, Ngai Wong, Hao Yu</i> | |
| BYNQNET: BAYESIAN NEURAL NETWORK WITH QUADRATIC ACTIVATIONS FOR SAMPLING-FREE UNCERTAINTY ESTIMATION ON FPGA..... | 1402 |
| <i>Hiromitsu Awano, Masanori Hashimoto</i> | |
| CAPTURING AND OBSCURING PING-PONG PATTERNS TO MITIGATE CONTINUOUS ATTACKS..... | 1408 |
| <i>Kai Wang, Fengkai Yuan, Rui Hou, Zhenzhou Ji, Dan Meng</i> | |
| MITIGATING CACHE-BASED SIDE-CHANNEL ATTACKS THROUGH RANDOMIZATION: A COMPREHENSIVE SYSTEM AND ARCHITECTURE LEVEL ANALYSIS..... | 1414 |
| <i>Han Wang, Hossein Sayadi, Tinoosh Mohsenin, Liang Zhao, Avesta Sasan, Setareh Rafatirad, Houman Homayoun</i> | |
| EXTENDING THE RISC-V INSTRUCTION SET FOR HARDWARE ACCELERATION OF THE POST-QUANTUM SCHEME LAC..... | 1420 |
| <i>Tim Fritzmann, Georg Sigl, Johanna Sepúlveda</i> | |
| A PULSE-WIDTH MODULATION NEURON WITH CONTINUOUS ACTIVATION FOR PROCESSING-IN-MEMORY ENGINES..... | 1426 |
| <i>Shuhang Zhang, Bing Li, Hai Helen Li, Ulf Schlichtmann</i> | |
| GO UNARY: A NOVEL SYNAPSE CODING AND MAPPING SCHEME FOR RELIABLE RERAM-BASED NEUROMORPHIC COMPUTING..... | 1432 |
| <i>Chang Ma, Yanan Sun, Weikang Qian, Ziqi Meng, Rui Yang, Li Jiang</i> | |
| LIGHTBULB: A PHOTONIC-NONVOLATILE-MEMORY-BASED ACCELERATOR FOR BINARIZED CONVOLUTIONAL NEURAL NETWORKS..... | 1438 |
| <i>Farzaneh Zokaei, Qian Lou, Nathan Youngblood, Weichen Liu, Yiyuan Xie, Lei Jiang</i> | |
| SYSTEM-LEVEL EVALUATION OF CHIP-SCALE SILICON PHOTONIC NETWORKS FOR EMERGING DATA-INTENSIVE APPLICATIONS..... | 1444 |
| <i>Aditya Narayan, Yvain Thonnart, Pascal Vivet, Ajay Joshi, Ayse K. Coskun</i> | |
| OSCAR: AN OPTICAL STOCHASTIC COMPUTING ACCELERATOR FOR POLYNOMIAL FUNCTIONS..... | 1450 |
| <i>Hassnaa El-Derhalli, Sébastien Le Beux, Sofène Tahar</i> | |
| POPSTAR: A ROBUST MODULAR OPTICAL NOC ARCHITECTURE FOR CHIPLET-BASED 3D INTEGRATED SYSTEMS..... | 1456 |
| <i>Yvain Thonnart, Stéphane Bernabé, Jean Charbonnier, Christian Bernard, David Coriat, César Fuguat, Pierre Tissier, Benoît Charbonnier, Stéphane Malhouitre, Damien Saint-Patrice, Myriam Assous, Aditya Narayan, Ayse Coskun, D. Dutoit, P. Vivet</i> | |

| | |
|---|------|
| EMERGING NEURAL WORKLOADS AND THEIR IMPACT ON HARDWARE..... | 1462 |
| <i>David Brooks, Martin M. Frank, Tayfun Gokmen, Udit Gupta, X. Sharon Hu, Shubham Jain, Ann Franchesca Laguna, Michael Niemier, Ian O'Connor, Anand Raghunathan, Ashish Ranjan, Dayane Reis, Jacob R. Stevens, Carole-Jean Wu, Xunzhao Yin</i> | |
| REBOC: ACCELERATING BLOCK-CIRCULANT NEURAL NETWORKS IN RERAM | 1472 |
| <i>Yitu Wang, Fan Chen, Linghao Song, C.-J. Richard Shi, Hai Helen Li, Yiran Chen</i> | |
| GRAPHRSIM: A JOINT DEVICE-ALGORITHM RELIABILITY ANALYSIS FOR RERAM-BASED GRAPH PROCESSING | 1478 |
| <i>Chin-Fu Nien, Yi-Jou Hsiao, Hsiang-Yun Cheng, Cheng-Yu Wen, Ya-Cheng Ko, Che-Ching Lin</i> | |
| STAIR: HIGH RELIABLE STT-MRAM AWARE MULTI-LEVEL I/O CACHE ARCHITECTURE BY ADAPTIVE ECC ALLOCATION | 1484 |
| <i>Mostafa Hadizadeh, Elham Cheshmikhani, Hossein Asadi</i> | |
| EFFECTIVE WRITE DISTURBANCE MITIGATION ENCODING SCHEME FOR HIGH-DENSITY PCM | 1490 |
| <i>Muhammad Imran, Taehyun Kwon, Joon-Sung Yang</i> | |
| UNIFIED THREAD- AND DATA-MAPPING FOR MULTI-THREADED MULTI-PHASE APPLICATIONS ON SPM MANY-CORES..... | 1496 |
| <i>Vanchinathan Venkataramani, Anuj Pathania, Tulika Mitra</i> | |
| GENERALIZED DATA PLACEMENT STRATEGIES FOR RACETRACK MEMORIES | 1502 |
| <i>Asif Ali Khan, Andrés Goens, Fazal Hameed, Jeronimo Castrillon</i> | |
| ARM-ON-ARM: LEVERAGING VIRTUALIZATION EXTENSIONS FOR FAST VIRTUAL PLATFORMS | 1508 |
| <i>Lukas Jünger, Jan Luca Malte Bölke, Stephan Tobies, Rainer Leupers, Andreas Hoffmann</i> | |
| IMPACT OF NBTI AGING ON SELF-HEATING IN NANOWIRE FET | 1514 |
| <i>Om Prakash, Hussam Amrouch, Sanjeev Manhas, Jörg Henkel</i> | |
| POWERPLANNINGDL: RELIABILITY-AWARE FRAMEWORK FOR ON-CHIP POWER GRID DESIGN USING DEEP LEARNING | 1520 |
| <i>Sukanta Dey, Sukumar Nandi, Gaurav Trivedi</i> | |
| AN EFFICIENT MILP-BASED AGING-AWARE FLOORPLANNER FOR MULTI-CONTEXT COARSE-GRAINED RUNTIME RECONFIGURABLE FPGAS..... | 1526 |
| <i>Bo Hu, Mustafa Shihab, Yiorgos Makris, Benjamin Carrion Schafer, Carl Sechen</i> | |
| AMSA: ADAPTIVE MERKLE SIGNATURE ARCHITECTURE | 1532 |
| <i>Emanuel Regnath, Sebastian Steinhorst</i> | |
| DISSECT: DYNAMIC SKEW-AND-SPLIT TREE FOR MEMORY AUTHENTICATION | 1538 |
| <i>Saru Vig, Rohan Juneja, Siew-Kei Lam</i> | |
| DESIGN-FLOW METHODOLOGY FOR SECURE GROUP ANONYMOUS AUTHENTICATION..... | 1544 |
| <i>Rashmi Agrawal, Lake Bu, Eliakin Del Rosario, Michel A. Kinsy</i> | |
| EMBEDDED SOCIAL INSECT-INSPIRED INTELLIGENCE NETWORKS FOR SYSTEM-LEVEL RUNTIME MANAGEMENT..... | 1550 |
| <i>Matthew R. P. Rowlings, Andy M. Tyrrell, Martin A. Trefzer</i> | |

| | |
|--|------|
| OPTIMISING RESOURCE MANAGEMENT FOR EMBEDDED MACHINE LEARNING | 1556 |
| <i>Lei Xun, Long Tran-Thanh, Bashir M Al-Hashimi, Geoff V. Merrett</i> | |
| EMERGENT CONTROL OF MPSOC OPERATION BY A HIERARCHICAL SUPERVISOR / REINFORCEMENT LEARNING APPROACH | 1562 |
| <i>Florian Maurer, Bryan Donyanavard, Amir M. Rahmani, Nikil Dutt, Andreas Herkersdorf</i> | |
| ASTROBYTE: MULTI-FPGA ARCHITECTURE FOR ACCELERATED SIMULATIONS OF SPIKING ASTROCYTE NEURAL NETWORKS..... | 1568 |
| <i>Shvan Karim, Jim Harkin, Liam McDaid, Bryan Gardiner, Junxiu Liu</i> | |
| STATISTICAL MODEL CHECKING OF APPROXIMATE CIRCUITS: CHALLENGES AND OPPORTUNITIES | 1574 |
| <i>Josef Strnadel</i> | |
| RUNTIME ACCURACY-CONFIGURABLE APPROXIMATE HARDWARE SYNTHESIS USING LOGIC GATING AND RELAXATION | 1578 |
| <i>Tanfer Alan, Andreas Gerstlauer, Jörg Henkel</i> | |
| POST-QUANTUM SECURE BOOT..... | 1582 |
| <i>Vinay B. Y. Kumar, Naina Gupta, Anupam Chattopadhyay, Michael Kasper, Christoph Krauß, Ruben Niederhagen</i> | |
| ROQ: A NOISE-AWARE QUANTIZATION SCHEME TOWARDS ROBUST OPTICAL NEURAL NETWORKS WITH LOW-BIT CONTROLS..... | 1586 |
| <i>Jiaqi Gu, Zheng Zhao, Chenghao Feng, Hanqing Zhu, Ray T. Chen, David Z. Pan</i> | |
| STATISTICAL TRAINING FOR NEUROMORPHIC COMPUTING USING MEMRISTOR- BASED CROSSBARS CONSIDERING PROCESS VARIATIONS AND NOISE | 1590 |
| <i>Ying Zhu, Grace Li Zhang, Tianchen Wang, Bing Li, Yiyu Shi, Tsung-Yi Ho, Ulf Schlichtmann</i> | |
| COMPUTATIONAL RESTRUCTURING: RETHINKING IMAGE PROCESSING USING MEMRISTOR CROSSBAR ARRAYS | 1594 |
| <i>Baogang Zhang, Necati Uysal, Rickard Ewetz</i> | |
| SCRIMP: A GENERAL STOCHASTIC COMPUTING ARCHITECTURE USING RERAM IN- MEMORY PROCESSING..... | 1598 |
| <i>Saransh Gupta, Mohsen Imani, Joonseop Sim, Andrew Huang, Fan Wu, M. Hassan Najafi, Tajana Rosing</i> | |
| TDO-CIM: TRANSPARENT DETECTION AND OFFLOADING FOR COMPUTATION IN- MEMORY | 1602 |
| <i>Kanishkan Vadivel, Lorenzo Chelini, Ali Banagozar, Gagandeep Singh, Stefano Corda, Roel Jordans, Henk Corporaal</i> | |
| BACKFLOW: BACKWARD EDGE CONTROL FLOW ENFORCEMENT FOR LOW END ARM MICROCONTROLLERS | 1606 |
| <i>Cyril Bresch, Roman Lysecky, David Hély</i> | |
| DELAY SENSITIVITY POLYNOMIALS BASED DESIGN- DEPENDENT PERFORMANCE MONITORS FOR WIDE OPERATING RANGES..... | 1610 |
| <i>Ruikai Shi, Liang Yang, Hao Wang</i> | |
| MITIGATION OF SENSE AMPLIFIER DEGRADATION USING SKEWED DESIGN..... | 1614 |
| <i>Daniel Kraak, Mottaqiallah Taouil, Said Hamdioui, Pieter Weckx, Stefan Cosemans, Francky Catthoor</i> | |

| | |
|--|------|
| BLOCKCHAIN TECHNOLOGY ENABLED PAY PER USE LICENSING APPROACH FOR HARDWARE IPS | 1618 |
| <i>Krishnendu Guha, Debasri Saha, Amlan Chakrabarti</i> | |
| OPPORTUNITIES FOR CROSS-LAYER DESIGN IN HIGH-PERFORMANCE COMPUTING SYSTEMS WITH INTEGRATED SILICON PHOTONIC NETWORKS..... | 1622 |
| <i>Asif Mirza, Shadi Manafi Avari, Ebadollah Taheri, Sudeep Pasricha, Mahdi Nikdast</i> | |
| EFFICIENT OPTICAL POWER DELIVERY SYSTEM FOR HYBRID ELECTRONIC- PHOTONIC MANYCORE PROCESSORS | 1628 |
| <i>Shixi Chen, Jiang Xu, Xuanqi Chen, Zhifei Wang, Jun Feng, Jiaxu Zhang, Zhongyuan Tian, Xiao Li</i> | |
| A PRELIMINARY VIEW ON AUTOMOTIVE CYBER SECURITY MANAGEMENT SYSTEMS..... | 1634 |
| <i>Christoph Schmittner, Jrgen Dobaj, Georg Macher, Eugen Brenner</i> | |
| TOWARDS SAFETY VERIFICATION OF DIRECT PERCEPTION NEURAL NETWORKS | 1640 |
| <i>Chih-Hong Cheng, Chung-Hao Huang, Thomas Brunner, Vahid Hashemi</i> | |
| MINIMIZING EXECUTION DURATION IN THE PRESENCE OF LEARNING-ENABLED COMPONENTS | 1644 |
| <i>Kunal Agrawal, Alan Burns, Abhishek Singh, Sanjoy Baruah</i> | |
| EXPLORATION OF MEMORY ACCESS OPTIMIZATION FOR FPGA-BASED 3D CNN ACCELERATOR..... | 1650 |
| <i>Teng Tian, Xi Jin, Letian Zhao, Xiaotian Wang, Jie Wang, Wei Wu</i> | |
| A THROUGHPUT-LATENCY CO-OPTIMISED CASCADE OF CONVOLUTIONAL NEURAL NETWORK CLASSIFIERS | 1656 |
| <i>Alexandros Kouris, Stylianos I. Venieris, Christos-Savvas Bouganis</i> | |
| ORTHRUSPE: RUNTIME RECONFIGURABLE PROCESSING ELEMENTS FOR BINARY NEURAL NETWORKS..... | 1662 |
| <i>Nael Fafous, Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele</i> | |
| TOWARDS GENERIC AND SCALABLE WORD-LENGTH OPTIMIZATION | 1668 |
| <i>Van-Phu Ha, Tomofumi Yuki, Olivier Sentieys</i> | |
| TRADING SENSITIVITY FOR POWER IN AN IEEE 802.15.4 CONFORMANT ADEQUATE DEMODULATOR | 1674 |
| <i>Paul Detterer, Cumhuri Erdin, Jos Huiskens, Hailong Jiao, Majid Nabi, Twan Basten, José Pineda De Gyvez</i> | |
| APPROXIMATION TRADE OFFS IN AN IMAGE-BASED CONTROL SYSTEM..... | 1680 |
| <i>Sayandip De, Sajid Mohamed, Konstantinos Bimpisidis, Dip Goswami, Twan Basten, Henk Corporaal</i> | |
| CPS-ORIENTED MODELING AND CONTROL OF TRAFFIC SIGNALS USING ADAPTIVE BACK PRESSURE | 1686 |
| <i>Wanli Chang, Debayan Roy, Shuai Zhao, Anuradha Annaswamy, Samarjit Chakraborty</i> | |
| NETWORK SYNTHESIS FOR INDUSTRY 4.0..... | 1692 |
| <i>Enrico Fraccaroli, Alan Michael Padovani, Davide Quaglia, Franco Fummi</i> | |

| | |
|---|------|
| PRODUCTION RECIPE VALIDATION THROUGH FORMALIZATION AND DIGITAL TWIN GENERATION | 1698 |
| <i>Stefano Spellini, Roberta Chirico, Marco Panato, Michele Lora, Franco Fummi</i> | |
| PARALLEL IMPLEMENTATION OF ITERATIVE LEARNING CONTROLLERS ON MULTI-CORE PLATFORMS..... | 1704 |
| <i>Mojtaba Haghi, Yusheng Yao, Dip Goswami, Kees Goossens</i> | |
| WAFER-LEVEL TEST PATH PATTERN RECOGNITION AND TEST CHARACTERISTICS FOR TEST-INDUCED DEFECT DIAGNOSIS | 1710 |
| <i>Ken Chau-Cheung Cheng, Katherine Shu-Min Li, Andrew Yi-Ann Huang, Ji-Wei Li, Leon Li-Yang Chen, Nova Cheng-Yen Tsai, Sying-Jyan Wang, Chen-Shiun Lee, Leon Chou, Peter Yi-Yu Liao, Hsing-Chung Liang, Jwu-E Chen</i> | |
| A METHOD OF VIA VARIATION INDUCED DELAY COMPUTATION..... | 1712 |
| <i>Moonsu Kim, Yun Heo, Seungjae Jung, Kelvin Le, Nathaniel Conos, Hanif Fatemi, Jongpil Lee, Youngmin Shin</i> | |
| FULLY AUTOMATED ANALOG SUB-CIRCUIT CLUSTERING WITH GRAPH CONVOLUTIONAL NEURAL NETWORKS..... | 1714 |
| <i>Keertana Settaturi, Elias Fallon</i> | |
| EVPS: AN AUTOMOTIVE VIDEO ACQUISITION AND PROCESSING PLATFORM..... | 1716 |
| <i>Christophe Flouzat, Erwan Piriou, Mickaël Guibert, Bojan Jovanovic, Mohamad Oussayran</i> | |
| AN ON-BOARD ALGORITHM IMPLEMENTATION ON AN EMBEDDED GPU: A SPACE CASE STUDY | 1718 |
| <i>Iván Rodriguez, Leonidas Kosmidis, Olivier Notebaert, Francisco J. Cazorla, David Steenari</i> | |
| TLS-LEVEL SECURITY FOR LOW POWER INDUSTRIAL IOT NETWORK INFRASTRUCTURES..... | 1720 |
| <i>Jochen Mades, Gerd Ebelt, Boris Janjic, Frederik Lauer, Carl C. Rheinländer, Norbert Wehn</i> | |
| TUNING THE ISA FOR INCREASED HETEROGENEOUS COMPUTATION IN MPSOCS..... | 1722 |
| <i>Pedro H. E. Becker, Jeckson D. Souza, Antonio C. S. Beck</i> | |
| USER INTERACTION AWARE REINFORCEMENT LEARNING FOR POWER AND THERMAL EFFICIENCY OF CPU-GPU MOBILE MPSOCS..... | 1728 |
| <i>Somdip Dey, Amit Kumar Singh, Xiaohang Wang, Klaus McDonald-Maier</i> | |
| ENERGY-EFFICIENT TWO-LEVEL INSTRUCTION CACHE DESIGN FOR AN ULTRA-LOW-POWER MULTI-CORE CLUSTER | 1734 |
| <i>Chen Jie, Igor Loi, Luca Benini, Davide Rossi</i> | |
| M3D-ADTCO: MONOLITHIC 3D ARCHITECTURE, DESIGN AND TECHNOLOGY CO-OPTIMIZATION FOR HIGH ENERGY EFFICIENT 3D IC | 1740 |
| <i>Sebastien Thuries, Olivier Billoint, Sylvain Choynet, Romain Lemaire, Pascal Vivet, Perrine Batude, Didier Lattard</i> | |
| DESIGN OF A RELIABLE POWER DELIVERY NETWORK FOR MONOLITHIC 3D ICS* | 1746 |
| <i>Shao-Chun Hung, Krishnendu Chakrabarty</i> | |
| POWER, PERFORMANCE, AND THERMAL TRADE-OFFS IN M3D-ENABLED MANYCORE CHIPS..... | 1752 |
| <i>Shouvik Musavvir, Anvesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, Janardhan Rao Doppa, Partha Pratim Pande</i> | |

Author Index