

# **2020 IEEE International Memory Workshop (IMW 2020)**

**Dresden, Germany  
17 – 20 May 2020**



**IEEE Catalog Number: CFP20NOV-POD  
ISBN: 978-1-7281-6307-9**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP20NOV-POD      |
| ISBN (Print-On-Demand): | 978-1-7281-6307-9 |
| ISBN (Online):          | 978-1-7281-6306-2 |
| ISSN:                   | 2330-7978         |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# IMW 2020 TABLE OF CONTENTS

## Session #1 Invited Keynotes

|  |   |
|--|---|
| [1-1] <b>Scaling and Performance Challenges of Future DRAM <i>Invited</i></b> .....                                    | 1 |
| <i>Shigeru Shiratake</i>   |   |
| [1-2] <b>4 Bits/cell 96 Layer Floating Gate 3D NAND with CMOS under Array Technology and SSDs <i>Invited</i></b> ..... | 4 |
| <i>Pranav Kalavade</i>   |   |
| [1-3] <b>Emerging Usage and Evaluation of Low Latency FLASH <i>Invited</i></b> .....                                   | 8 |
| <i>Tatsuo Shiozawa, Hirotsugu Kajihara, Tatsuro Endo, and Kazuhiro Hiwada</i>  |   |

## Session #2 3D NAND

|   |    |
|---|----|
| [2-1] <b>Integration of Ruthenium-Based Wordline in a 3-D NAND Memory Devices</b> .....   | 12 |
| <i>L. Breuil, G. K. El Hajjam, S. Ramesh, A. Ajaykumar, A. Arreghini, L. Zhang, F. Sebaai, L. Nyns, T. Raymaekers, M. Rosmeulen, G. Van den Bosch, and A. Furnémont</i> |    |
| [2-2] <b>Thyristor Operation for High Speed Read / Program Performance in 3D Flash Memory with Highly Stacked WL-Layers</b> .....                                       | 16 |
| <i>Hideto Horii, Takashi Maeda, and Tomoya Sanuki</i>   |    |
| [2-3] <b>Extremely Biased Error Correction Method to Reduce Read Disturb Errors of 3D-TLC NAND Flash Memories by 60% <i>Poster</i></b> .....                            | 20 |
| <i>Hiroki Aihara, Kyosuke Maeda, Shun Suzuki, and Ken Takeuchi</i>  |    |

## Session #3 RRAM

|   |    |
|---|----|
| [3-1] <b>Crosspoint Memory Arrays: Principle, Strengths and Challenges <i>Invited</i></b> .....   | 24 |
| <i>G. Molas, D. Alfaro Robayo, J. Minguet Lopez, L. Grenouillet, C. Carabasse, G. Navarro, C. Sabbione, M. Bernard, C. Cagli, N. Castellani, D. Deleruyelle, M. Bocquet, J. M. Portal, and E. Nowak</i>                       |    |
| [3-2] <b>Statistical Modeling and Understanding of HRS Retention in 2.5 Mb HfO<sub>2</sub> Based ReRAM</b> .....  | 28 |
| <i>S. Wiefels, U. Böttger, S. Menzel, D. J. Wouters, and R. Waser</i>   |    |
| [3-3] <b>Optimization of RRAM and OTS selector for advanced Low Voltage CMOS Compatibility</b> .....  | 32 |
| <i>J. Minguet Lopez, D. Alfaro Robayo, L. Grenouillet, C. Carabasse, G. Navarro, R. Fournel, C. Sabbione, M. Bernard, O. Billoint, C. Cagli, L. Couture, D. Deleruyelle, M. Bocquet, J. M. Portal, E. Nowak, and G. Molas</i> |    |

|   |    |
|---|----|
| [3-4] <b>A RRAM-Based Data Hiding Technique Utilizing the Impact of Form Condition on SET Performance</b> <i>Poster</i> ..... | 36 |
| <i>Yachuan Pang, Huaqiang Wu, Bin Gao, Bohan Lin, Jianshi Tang, Zhen Li, Shuguang Cui, and He Qian</i>                        |    |

## Session #4 FRAM and MRAM Session 1

|   |    |
|---|----|
| [4-1] <b>STT-MRAM for Embedded Memory Applications</b> <i>Invited</i> .....   | 40 |
| <i>Zihui Wang, Xiaojie Hao, Pengfa Xu, Longqian Hu, Dongha Jung, Woojin Kim, Kimihiro Satoh, Bing Yen, Zhiqiang Wei, Lienchang Wang, Jing Zhang, and Yiming Huai</i>                    |    |
| [4-2] <b>Effect of Substrate Implant Tuning on the Performance of MFIS Silicon Doped Hafnium Oxide (HSO) FeFET Memory</b> .....   | 43 |
| <i>T. Ali, K. Kühnel, K. Mertens, M. Czernohorsky, M. Rudolph, P. Duhan, D. Lehninger, R. Hoffmann, P. Steinke, J. Müller, J. Van Houdt, K. Seidel, and L. M. Eng</i>                   |    |
| [4-3] <b>Isotropically Coercive Free Layer Integration in a Magnetic Tunnel Junction for Neuromorphic Applications</b> .....  | 47 |
| <i>Marco Mansueto, Antoine Chavent, Ricardo Sousa, Liliana D. Buda-Prejbeanu, Ioan L. Prejbeanu, and Bernard Dieny</i>  |    |
| [4-4] <b>A Study of BEOL Processed Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>-Based Ferroelectric Capacitors and Their Potential for Automotive Applications</b> <i>Poster</i> ..... | 51 |
| <i>Hao Jiang, Maruf A. Bhuiyan, Zhan Liu, and T.P. Ma</i>   |    |

## Session #5 FRAM and MRAM Session 2

|   |    |
|---|----|
| [5-1] <b>FeFET: A Versatile CMOS Compatible Device with Game-Changing Potential</b> <i>Invited</i> .....  | 55 |
| <i>Sven Beyer, Stefan Dünkel, Martin Trentzsch, Johannes Müller, Andreas Hellmich, Dirk Utess, Jan Paul, Dominik Kleimaier, John Pellerin, Stefan Müller, Johannes Ocker, Antoine Benoist, Haidi Zhou, Menno Mennenga, Martin Schuster, Fabio Tassan, Marko Noack, Ali Pourkeramati, Franz Müller, Maximilian Lederer, Tarek Ali, Raik Hoffmann, Thomas Kämpfe, Konrad Seidel, Halid Mulaosmanovic, Evelyn T. Breyer, Thomas Mikolajick, and Stefan Slesazeck</i> |    |
| [5-2] <b>Thickness Scaling of AFE-RAM ZrO<sub>2</sub> Capacitors with High Cycling Endurance and Low Process Temperature</b> .....  | 59 |
| <i>Patrick D. Lomenzo, Stefan Slesazeck, Thomas Mikolajick, Uwe Schroeder, and Thomas Mikolajick</i>  |    |
| [5-3] <b>Interface Engineering of BEOL Compatible Ferroelectric Y:HfO<sub>2</sub> Device for Enhanced Endurance</b> .....   | 63 |
| <i>J. Molina, T. Mimura, Y. Nakamura, T. Shimizu, H. Funakubo, I. Fujiwara, T. Hoshii, S. Ohmi, A. Hori, H. Wakabayashi, K. Tsutsui, and K. Kakushima</i>   |    |
| [5-4] <b>Endurance of Ferroelectric La-Doped HfO<sub>2</sub> for SFS Gate-Stack Memory Devices</b> <i>Poster</i> .....  | 67 |
| <i>Nicolò Ronchi, Sean McMitchell, Jinhong Min, Kaustuv Banerjee, Geert Van den Bosch, Changhwan Shin, and Jan Van Houdt</i>  |    |

## Session #6 Embedded

|   |    |
|---|----|
| [6-1] <b>Review and Outlook on Embedded NVM Technologies - From Evolution to Revolution Invited</b> .....   | 71 |
| <i>Robert Strenz</i>  |    |
| [6-2] <b>Endurance and Targeted Programming Behavior of HfO<sub>2</sub>-FeFETs</b> .....  | 75 |
| <i>Haidi Zhou, Johannes Ocker, Menno Mennenga, Marko Noack, Stefan Müller, Martin Trentzsch, Stefan Dünkel, Sven Beyer, and Thomas Mikolajick</i>   |    |
| [6-3] <b>Performance and Reliability of 4 Mb eFLASH Memory Array Featuring 28 nm Split-Gate Cell with HKMG Select Transistor</b> .....  | 79 |
| <i>S. Jourba, N. Bollon, C. Decobert, G. Festes, B. Bertello, F. Zhou, V. Markov, Y. Tkachev, J. Kim, P. Ghazavi, X. Liu, N. Do, R. Richter, S. Dünkel, M. Trentzsch, Zaka, T. Herrmann, T. Melde, A. Müller, F. Mauersberger, B. Bayha, S. Wittek, M. Duggan, and S. Beyer</i> |    |
| [6-4] <b>Sub-6V Operation of Split-Gate Type Charge-Trapping Nonvolatile Memory with High-k Trapping and Blocking Layers for High-Speed and Highly-Reliable Embedded Flash</b> .....  | 83 |
| <i>Y. Z. Wang, A. Amo, K. Maekawa, K. Uchimura, E. Tsukuda, K. Sonoda, R. Ogura, S. Kimura, T. Saito, T. Maruyama, M. Inoue, H. Yanagita, and T. Yamashita</i>  |    |
| [6-5] <b>Characterization of Single-Poly SGLC Cell using 4kbits Array Test Chip for a Low Density Code Storage Embedded NVM Applications</b> .....  | 87 |
| <i>Sung-Kun Park, Yong-Seop Lee, Do-Hee Kim, Nam-Yoon Kim, Kwang-Il Choi, and S.K. hynix</i>  |    |

## Session #7 Computing In-Memory Session 1

|  |     |
|--|-----|
| [7-1] <b>CMOS-Integrated Nanoscale Memristive Crossbars for CNN and Optimization Acceleration Invited</b> .....  | 91  |
| <i>Can Li, Jim Ignowski, Xia Sheng, Rob Wessel, Bill Jaffe, Jacqui Ingemi, Cat Graves, and John Paul Strachan</i>  |     |
| [7-2] <b>Processing In-Memory Architecture with On-Chip Transfer Learning Function for Compensating Characteristic Variation</b> .....   | 95  |
| <i>Masanori Hayashikoshi, Junichi Suzuki, Yasuaki Watanabe, Akiko Furuya, Toshio Yabuta, Masamichi Ido, Yukiyoshi Kiyota, and Takashi Kono</i>                                       |     |
| [7-3] <b>An Approach of 3D NAND Flash Based Nonvolatile Computing-In-Memory (nvCIM) Accelerator for Deep Neural Networks (DNNs) with Calibration and Read Disturb Analysis</b> ..... | 99  |
| <i>Po-Kai Hsu, Pei-Ying Du, Chieh (Roger) Lo, Hang-Ting Lue, Wei-Chen Chen, Tzu-Hsuan Hsu, Teng-Hao Yeh, Chih-Chang Hsieh, Ming-Liang Wei, Keh-Chung Wang, and Chih-Yuan Lu</i>      |     |
| [7-4] <b>Computational Approximate Storage with Neural Network-Based Error Patrol of 3D-TLC NAND Flash Memory for Machine Learning Applications Poster</b> .....                     | 103 |
| <i>Masaki Abe, Chihiro Matsui, Keita Mizushina, Shun Suzuki, and Ken Takeuchi</i>  |     |
| [7-5] <b>In-Memory Computing Array using 40nm multibit SONOS Achieving 100 TOPS/W Energy Efficiency for Deep Neural Network Edge Inference Accelerators Poster</b> .....             | 107 |
| <i>Vineet Agrawal, V. Prabhakar, K. Ramkumar, Long Hinh, Swatilekha Saha, Santanu Samanta, and Ravindra Kapre</i>  |     |

## Session #8 Computing In-Memory Session 2

|  |     |
|--|-----|
| [8-1] <b>Accelerating Deep Neural Networks with Analog Memory Devices <i>Invited</i></b> .....   | 111 |
| <i>Katie Spoon, Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Charles Mackin, An Chen, Andrea Fasoli, Alexander Friz, and Geoffrey W. Burr</i> |     |
| [8-2] <b>A Neural Network Implemented on NAND Memory</b> .....   | 115 |
| <i>Umberto Minucci, Luca De Santis, Tommaso Vali, and Fernanda Irrera</i>  |     |
| [8-3] <b>Proposal of a Nonvolatile XNOR Logic-Gate using Voltage-Control Spintronics Memory Cells For In-Memory Computing <i>Poster</i></b> .....  | 119 |
| <i>Hiroaki Yoda, Yuichi Ohsawa, Yushi Kato, and Tomomi Yoda</i>  |     |
| [8-4] <b>A 2T-1R Cell Array with High Dynamic Range for Mismatch-Robust and Efficient Neurocomputing <i>Poster</i></b> .....                       | 123 |
| <i>Shubham Sahay, Mohammad Bavandpour, Mohammad Reza Mahmoodi, and Dmitri Strukov</i>  |     |
| [8-5] <b>Parasitic Resistance Effect Analysis in RRAM-Based TCAM for Memory Augmented Neural Networks <i>Poster</i></b> .....                      | 127 |
| <i>Yan Liao, Bin Gao, Wenqiang Zhang, Peng Yao, Xinyi Li, Jianshi Tang, Zhen Li, Shuguang Cui, Huaqiang Wu, and He Qian</i>                        |     |

## Session #9 PCM and Selectors

|   |     |
|---|-----|
| [9-1] <b>ALD GeAsSeTe Ovonic Threshold Switch for 3D Stackable Crosspoint Memory</b> .....  | 131 |
| <i>M. Laudato, V. Adinolfi, R. Clarke, M. McBriarty, S. Jewhurst, and K. Littau</i>   |     |
| [9-2] <b>Sub-<math>\mu\text{m}</math> a-IGZO, Fully Integrated, Process Improved, Vertical Diode for Crosspoint Arrays</b> .....  | 135 |
| <i>S. Houshmand Sharifi, A. Chasin, A. Fantini, H. Dekkers, M. Mao, M. Nag, S. Mertens, S. Rao, N. Jossart, D. Crotti, and G. S. Kar</i>  |     |
| [9-3] <b>Innovative Multilayer OTS Selectors for Performance Tuning and Improved Reliability</b> .....  | 139 |
| <i>C. Laguna, N. Castellani, M. Bernard, N. Rochat, D. Rouchon, C. Sabbione, J. Garrione, E. Nolot, G. Bourgeois, M. C. Cyrille, L. Militaru, A. Souifi, G. Navarro, and E. Nowak</i> |     |
| [9-4] <b>Data Allocation Algorithm Based on Write and Read Frequency for Double Asymmetric-Latency SCM SSD <i>Poster</i></b> .....  | 143 |
| <i>Yusaku Hine, Reika Kinoshita, Yoshiki Kakuta, and Ken Takeuchi</i>   |     |
| <b>Author Index</b> .....   | 147 |