# 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2020)

Sydney, Australia 21 – 24 April 2020



IEEE Catalog Number: ISBN: CFP20044-POD 978-1-7281-5500-5

## Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

*Copyright and Reprint Permissions*: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

#### \*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP20044-POD
ISBN (Print-On-Demand):	978-1-7281-5500-5
ISBN (Online):	978-1-7281-5499-2
ISSN:	1545-3421

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



### 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) **RTAS 2020**

### **Table of Contents**

Message from the Chairs9Organizers12Program Committee13
SubFlow: A Dynamic Induced-Subgraph Strategy Toward Real-Time DNN Inference and Training .15 Seulki Lee (University of North Carolina at Chapel Hill, USA) and Shahriar Nirjon (University of North Carolina at Chapel Hill, USA)
Cache-Aware Response Time Analysis for Real-Time Tasks with Fixed Preemption Points
<ul> <li>Sharing-Aware Data Acquisition Scheduling for Multiple Rules in the IoT</li></ul>
Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading
Addressing Resource Contention and Timing Predictability for Multi-core Architectures with Shared Memory Interconnects
DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining
Scheduling Computational and Energy Harvesting Tasks in Deadline-Aware Intermittent         Systems       95         Bashima Islam (University of North Carolina at Chapel Hill) and       95         Shahriar Nirjon (University of North Carolina at Chapel Hill)       96

Bounded-Time Recovery for Distributed Real-Time Systems
Time-Triggered Traffic Planning for Data Networks with Conflict Graphs
A Novel Flow Control Mechanism to Avoid Multi-point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs
Interference-Aware Memory Allocation for Real-Time Multi-Core Systems
Slite: OS Support for Near Zero-Cost, Configurable Scheduling
Real-Time Object Detection System with Multi-path Neural Networks
<ul> <li>Enforcing Deadlines for Skeleton-Based Parallel Programming</li></ul>
Slow and Steady: Measuring and Tuning Multicore Interference
Dissecting the CUDA Scheduling Hierarchy: A Performance and Predictability Perspective
Latency-Aware Generation of Single-Rate DAGs from Multi-rate Task Sets

A Holistic Memory Contention Analysis for Parallel Real-Time Tasks Under Partitioned Scheduling
Modeling Contention Interference in Crossbar-Based Systems via Sequence-Aware Pairing       253         Jeremy Giesen (Barcelona Supercomputing Center (BSC) and Universitat       253         Politecnica de Catalunya), Pedro Benedicte (Barcelona Supercomputing       261         Center (BSC)), Enrico Mezzetti (Barcelona Supercomputing Center       261         (BSC)), Jaume Abella (Barcelona Supercomputing Center (BSC)), and       300         Francisco Javier Cazorla (Barcelona Supercomputing Center (BSC))       300
Timing of Autonomous Driving Software: Problem Analysis and Prospects for Future Solutions 267 Miguel Alcon (Barcelona Supercomputing Center, Universitat Politècnica de Catalunya), Hamid Tabani (Barcelona Supercomputing Center), Leonidas Kosmidis (Barcelona Supercomputing Center), Enrico Mezzetti (Barcelona Supercomputing Center), Jaume Abella (Barcelona Supercomputing Center), and Francisco J. Cazorla (Barcelona Supercomputing Center)
Bringing Inter-Thread Cache Benefits to Federated Scheduling
The Potential of Programmable Logic in the Middle: Cache Bleaching
Co-Optimizing Performance and Memory Footprint via Integrated CPU/GPU Memory Management, an Implementation on Autonomous Driving Platform
CARSS: Client-Aware Resource Sharing and Scheduling for Heterogeneous Applications
On Dynamic Thermal Conditions in Mixed-Criticality Systems
Debugging FPGA-Accelerated Real-Time Systems

BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors Farzad Farshchi (University of Kansas), Qijing Huang (University of California, Berkeley), and Heechul Yun (University of Kansas)	364
Real-Time Replica Consistency over Ethernet with Reliability Bounds Arpan Gujarati (Max Planck Institute for Software Systems (MPI-SWS), Germany), Sergey Bozhko (Max Planck Institute for Software Systems (MPI-SWS), Germany), and Björn Brandenburg (Max Planck Institute for Software Systems (MPI-SWS), Germany)	376
Boomerang: Real-Time I/O Meets Legacy Systems Ahmad Golchin (Boston University), Soham Sinha (Boston University), and Richard West (Boston University)	390
Author Index	403