

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2020)

**Sydney, Australia
21 – 24 April 2020**



**IEEE Catalog Number: CFP20044-POD
ISBN: 978-1-7281-5500-5**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20044-POD
ISBN (Print-On-Demand):	978-1-7281-5500-5
ISBN (Online):	978-1-7281-5499-2
ISSN:	1545-3421

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) **RTAS 2020**

Table of Contents

Message from the Chairs	9
Organizers	12
Program Committee	13
SubFlow: A Dynamic Induced-Subgraph Strategy Toward Real-Time DNN Inference and Training . 15 <i>Seulki Lee (University of North Carolina at Chapel Hill, USA) and Shahriar Nirjon (University of North Carolina at Chapel Hill, USA)</i>	
Cache-Aware Response Time Analysis for Real-Time Tasks with Fixed Preemption Points 30 <i>Filip Markovic (Mälardalen University, Sweden), Jan Carlson (Mälardalen University, Sweden), and Radu Dobrin (Mälardalen University, Sweden)</i>	
Sharing-Aware Data Acquisition Scheduling for Multiple Rules in the IoT 43 <i>Seonyeong Heo (POSTECH), Seungbin Song (Yonsei University), Bongjun Kim (POSTECH), and Hanjun Kim (Yonsei University)</i>	
Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading 56 <i>Jinghao Sun (Dalian University of Technology), Jing Li (New Jersey Institute of Technology), Zhishan Guo (University of Central Florida), An Zou (Washington University), Xuan Zhang (Washington University), Kunal Agrawal (Washington University), and Sanjoy Baruah (Washington University)</i>	
Addressing Resource Contention and Timing Predictability for Multi-core Architectures with Shared Memory Interconnects 70 <i>Haitong Wang (University of York), Neil Audsley (University of York), and Wanli Chang (University of York)</i>	
DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining 82 <i>Reza Mirosanlou (University of Waterloo), Mohamed Hassan (McMaster University), and Rodolfo Pellizzoni (University of Waterloo)</i>	
Scheduling Computational and Energy Harvesting Tasks in Deadline-Aware Intermittent Systems 95 <i>Bashima Islam (University of North Carolina at Chapel Hill) and Shahriar Nirjon (University of North Carolina at Chapel Hill)</i>	

Bounded-Time Recovery for Distributed Real-Time Systems	110
<i>Neeraj Gandhi (University of Pennsylvania), Edo Roth (University of Pennsylvania), Robert Gifford (University of Pennsylvania), Linh Thi Xuan Phan (University of Pennsylvania), and Andreas Haeberlen (University of Pennsylvania)</i>	
Time-Triggered Traffic Planning for Data Networks with Conflict Graphs	124
<i>Jonathan Falk (University of Stuttgart), Frank Dürr (University of Stuttgart), and Kurt Rothermel (University of Stuttgart)</i>	
A Novel Flow Control Mechanism to Avoid Multi-point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs	137
<i>Alan Burns (University of York), Leandro Soares Indrusiak (University of York), Nickolay Smirnov (University of York), and James Harrison (University of York)</i>	
Interference-Aware Memory Allocation for Real-Time Multi-Core Systems	148
<i>Simon Reder (Karlsruhe Institute of Technology (KIT), Germany) and Jürgen Becker (Karlsruhe Institute of Technology (KIT), Germany)</i>	
Slite: OS Support for Near Zero-Cost, Configurable Scheduling	160
<i>Phani Kishore Gadepalli (The George Washington University), Runyu Pan (The George Washington University), and Gabriel Parmer (The George Washington University)</i>	
Real-Time Object Detection System with Multi-path Neural Networks	174
<i>Seonyeong Heo (POSTECH), Sungjun Cho (POSTECH), Youngsok Kim (Yonsei University), and Hanjun Kim (Yonsei University)</i>	
Enforcing Deadlines for Skeleton-Based Parallel Programming	188
<i>Paul Metzger (The University of Edinburgh), Murray Cole (The University of Edinburgh), Christian Fensch (The University of Edinburgh), Marco Aldinucci (University of Torino, Italy), and Enrico Bini (University of Torino, Italy)</i>	
Slow and Steady: Measuring and Tuning Multicore Interference	200
<i>Dan Iorga (Imperial College London), Tyler Sorensen (UC Santa Cruz, Princeton University), John Wickerson (Imperial College London), and Alastair F. Donaldson (Imperial College London)</i>	
Dissecting the CUDA Scheduling Hierarchy: A Performance and Predictability Perspective	213
<i>Ignacio Sañudo Olmedo (University of Modena and Reggio Emilia, Italy), Nicola Capodiecì (University of Modena and Reggio Emilia), Jorge Luis Martínez (University of Modena and Reggio Emilia, Italy and Technical University of Munich, Germany), Andrea Marongiu (University of Modena and Reggio Emilia, Italy), and Marko Bertogna (University of Modena and Reggio Emilia, Italy)</i>	
Latency-Aware Generation of Single-Rate DAGs from Multi-rate Task Sets	226
<i>Micaela Verucchi (University of Modena and Reggio Emilia, Italy), Mirco Theile (Technical University of Munich, Germany), Marco Caccamo (Technical University of Munich, Germany), and Marko Bertogna (University of Modena and Reggio Emilia, Italy)</i>	

A Holistic Memory Contention Analysis for Parallel Real-Time Tasks Under Partitioned Scheduling	239
<i>Daniel Casini (Scuola Superiore Sant'Anna, Italy), Alessandro Biondi (Scuola Superiore Sant'Anna, Italy), Geoffrey Nelissen (CISTER, ISEP, Polytechnic Institute of Porto, Portugal and Technische Universiteit Eindhoven (TU/e), Eindhoven, the Netherlands), and Giorgio Buttazzo (Scuola Superiore Sant'Anna, Italy)</i>	
Modeling Contention Interference in Crossbar-Based Systems via Sequence-Aware Pairing (SeAP)	253
<i>Jeremy Giesen (Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya), Pedro Benedicte (Barcelona Supercomputing Center (BSC)), Enrico Mezzetti (Barcelona Supercomputing Center (BSC)), Jaume Abella (Barcelona Supercomputing Center (BSC)), and Francisco Javier Cazorla (Barcelona Supercomputing Center (BSC))</i>	
Timing of Autonomous Driving Software: Problem Analysis and Prospects for Future Solutions....	267
<i>Miguel Alcon (Barcelona Supercomputing Center, Universitat Politècnica de Catalunya), Hamid Tabani (Barcelona Supercomputing Center), Leonidas Kosmidis (Barcelona Supercomputing Center), Enrico Mezzetti (Barcelona Supercomputing Center), Jaume Abella (Barcelona Supercomputing Center), and Francisco J. Cazorla (Barcelona Supercomputing Center)</i>	
Bringing Inter-Thread Cache Benefits to Federated Scheduling	281
<i>Corey Tessler (Wayne State University), Venkata P. Modekurthy (Wayne State University), Nathan Fisher (Wayne State University), and Abusayeed Saifullah (Wayne State University)</i>	
The Potential of Programmable Logic in the Middle: Cache Bleaching	296
<i>Shahin Roozkhosh (Boston University, USA) and Renato Mancuso (Boston University, USA)</i>	
Co-Optimizing Performance and Memory Footprint via Integrated CPU/GPU Memory Management, an Implementation on Autonomous Driving Platform	310
<i>Soroush Bateni (The University of Texas at Dallas, USA), Zhendong Wang (The University of Texas at Dallas, USA), Yuankun Zhu (The University of Texas at Dallas, USA), Yang Hu (The University of Texas at Dallas, USA), and Cong Liu (The University of Texas at Dallas, USA)</i>	
CARSS: Client-Aware Resource Sharing and Scheduling for Heterogeneous Applications	324
<i>Iljoo Baek (carnegie mellon university), Matthew Harding (carnegie mellon university), Akshit Kanda (carnegie mellon university), Kyung Ryeol Choi (George Washington University), Soheil Samii (GM Motors R&D, Linköping University), and Ragunathan Rajkumar (carnegie mellon university)</i>	
On Dynamic Thermal Conditions in Mixed-Criticality Systems	N/A
<i>Seyedmehdi Hosseinimotlagh (University of California, Riverside), Ali Ghahremannezhad (University of California, Riverside), and Hyoseung Kim (University of California, Riverside)</i>	
Debugging FPGA-Accelerated Real-Time Systems	350
<i>Martin Geier (Technical University of Munich), Marian Brändle (Technical University of Munich), Dominik Faller (Technical University of Munich), and Samarjit Chakraborty (Technical University of Munich)</i>	

BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors	364
<i>Farzad Farshchi (University of Kansas), Qijing Huang (University of California, Berkeley), and Heechul Yun (University of Kansas)</i>	
Real-Time Replica Consistency over Ethernet with Reliability Bounds	376
<i>Arpan Gujarati (Max Planck Institute for Software Systems (MPI-SWS), Germany), Sergey Bozhko (Max Planck Institute for Software Systems (MPI-SWS), Germany), and Björn Brandenburg (Max Planck Institute for Software Systems (MPI-SWS), Germany)</i>	
Boomerang: Real-Time I/O Meets Legacy Systems	390
<i>Ahmad Golchin (Boston University), Soham Sinha (Boston University), and Richard West (Boston University)</i>	
Author Index	403