

2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM 2020)

**Penang, Malaysia
6 – 21 April 2020**



**IEEE Catalog Number: CFP20J58-POD
ISBN: 978-1-7281-2540-4**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20J58-POD
ISBN (Print-On-Demand):	978-1-7281-2540-4
ISBN (Online):	978-1-7281-2539-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

THE FOREVER EXPONENTIAL? MOORE'S LAW: PAST, PRESENT AND FUTURE	1
<i>Kaizad Mistry</i>	
SEMICONDUCTOR NANOWIRES FOR OPTOELECTRONICS APPLICATIONS.....	2
<i>Chemupati Jagadish</i>	
RAPID YIELD IMPROVEMENT USING INTELLIGENT DATA MINING	3
<i>Vivek Jain</i>	
CRITICAL FEATURE SIZE OF DEVICE MANUFACTURING FOR DOMINATING MOSFET EVOLUTIONS.....	4
<i>Digh Hisamoto</i>	
RESEARCH TOWARD MONOLITHIC THREE-DIMENSIONAL ICS.....	5
<i>Lance Li</i>	
NANOCARBON INTERCONNECTS - FROM 1D TO 3D.....	6
<i>Cary Y. Yang</i>	
CO-DESIGN BETWEEN SEMICONDUCTOR, LOW-VARIATION FULLY-ADDITIVE PRINTED/FLEXIBLE PRINTING AND VARIATION-TOLERANT DIGITAL CIRCUIT DESIGN: (INVITED PAPER)	7
<i>Joseph Chang, Tong Ge, Tong Lin</i>	
CONTACT PRINTED ZNO NANOWIRES BASED FET FOR LARGE AREA ELECTRONICS.....	11
<i>Nivasan Yogeswaran, Adamos Christou, Fengyuan Liu, Ravinder Dahiya</i>	
PRINTABLE LOW POWER ORGANIC TRANSISTOR FOR HIGHLY CUSTOMIZABLE IOT DEVICES	15
<i>Xiaojun Guo, Yukun Huang, Linrun Feng, Sujie Chen, Jiaqing Zhao, Wei Tang, Zhe Liu, Lei Han, Bang Ouyang</i>	
ULTRALOW-POWER ALL-INKJET-PRINTED ORGANIC THIN-FILM TRANSISTORS FOR WEARABLES.....	19
<i>Chen Jiang, Xiang Cheng, Constantinos P. Tsangarides, Yang Su, Hanbin Ma, Arokia Nathan</i>	
SYSTEMATIC DEFECT MANIPULATION IN METAL OXIDE SEMICONDUCTORS TOWARDS HIGH-PERFORMANCE THIN-FILM TRANSISTORS.....	23
<i>Yuqing Zhang, Zhihe Xia, Jiapeng Li, Yang Shao, Sisi Wang, Lei Lu, Shengdong Zhang, Hoi-Sing Kwok, Man Wong</i>	
HIGH VOLUME SEMICONDUCTOR MANUFACTURING USING NANOIMPRINT LITHOGRAPHY.....	27
<i>Yukio Takabayashi, Takehiko Iwanaga, Mitsuru Hiura, Hiroshi Morohoshi, Tatsuya Hayashi, Takamitsu Komaki, Osamu Morimoto, Keita Sakai, Wei Zhang, Anshuman Cherala, Se-Hyuk Im, Mario Meissl, Jin Choi</i>	
ENGINEERING NANOMATERIALS AND NANOSTRUCTURES FOR ELECTRONIC APPLICATIONS: A CASE STUDY OF CARBON NANOTUBES FOR MEMORY DEVICES	31
<i>Rahul Sen, Thomas Kocab, Jennifer Black, Joseph McDermott, Sushanta K. Pal, Steve Buffat, David C. Gilmer, Thomas Rueckes</i>	

MANUFACTURING OF SUPER GROWTH CARBON NANOTUBES AND ITS AQUEOUS SOLUTION FOR ELECTRONIC DEVICES	35
<i>R. Shigemi Murakawa</i>	
BACK GATE TUNABLE THIN FILM α – SI NANOWIRE BIOFET FOR PH DETECTION BY COMPATIBLE CMOS FABRICATION PROCESS	38
<i>Nawaz Shafi, Jaydeep Singh Parmaar, Ankita Porwal, Aasif Mohammad Bhat, Chitrakant Sahu, C. Periasamy, Shubhankar Majumdar</i>	
RSDFT-NEGF QUANTUM TRANSPORT SIMULATION OF ULTRA-SMALL FIELD-EFFECT TRANSISTORS	42
<i>Nobuya Mori, Gennady Mil'Nikov, Jun-Ichi Iwata, Atsushi Oshiyama</i>	
ENGINEERING ATOM SCALE DEFECTS IN MATERIALS FOR FUTURE ELECTRONIC DEVICES	45
<i>Dipankar Pramanik, Federico Nardi, Andrea Padovani</i>	
IMPACT OF INTERFACE TRAPS INDUCED DEGRADATION ON NEGATIVE CAPACITANCE FINFET.....	49
<i>Om Prakash, Aniket Gupta, Girish Pahwa, Jörg Henkel, Yogesh S. Chauhan, Hussam Amrouch</i>	
APPLICATIONS OF OXYGEN INSERTED SILICON DEVICES IN POWER AND RF: (INVITED)	53
<i>Robert J Mears, Hideki Takeuchi, Yi-Ann Chen, Richard Burton, Shuyi Li, Robert J. Stephenson, Marek Hytha, Nyles W. Cody, K. Doran Weeks, Dmitri Choutov, Daniel Connolly, Hiu-Yung Wong</i>	
3-DIMENSIONAL 4H-SIC MOSFETS FOR HARSH ENVIRONMENT ELECTRONICS.....	57
<i>M. I. Idris, A. B. Horsfall</i>	
GROWTH-MICROSTRUCTURE-DEVICE PERFORMANCE CORRELATIONS FOR III-NITRIDE OPTOELECTRONIC AND POWER DEVICES ON SAPPHIRE AND SILICON	61
<i>Anisha Kalra, Shashwat Rathkanthiwar, Nayana Remesh, R. Muralidharan, Digbijoy Nath, Srinivasan Raghavan</i>	
THE BENEFITS OF USING SIN AS A BURIED OXIDE IN GERMANIUM-ON-INSULATOR SUBSTRATE	65
<i>Sethavut Duangchan, Keisuke Yamamoto, Dong Wang, Hiroshi Nakashima, Akiyoshi Baba</i>	
A MICROSCOPIC “TOY” MODEL OF FERROELECTRIC NEGATIVE CAPACITANCE.....	68
<i>Michael Hoffmann, Prasanna Venkatesan Ravindran, Asif Islam Khan</i>	
PERFORMANCES OF SELF-ALIGNED TOP-GATE A-IGZO TFTS WITH ULTRATHIN PECVD SiO ₂ GATE DIELECTRIC	72
<i>Yuqing Zhang, Hao Peng, Huan Yang, Yunkai Cao, Ludong Qin, Haishi Fu, Lei Lu, Shengdong Zhang</i>	
HIGH PERFORMANCE PRINTED ELECTRONICS ON LARGE AREA FLEXIBLE SUBSTRATES.....	76
<i>Mahesh Soni, Dhayalan Shakthivel, Adamos Christou, Ayoub Zumeit, Nivasan Yogeswaran, Ravinder Dahiya</i>	
FULLY PRINTED VERTICAL TRANSPORT EDGE FETS FOR HIGH POWER OXIDE ELECTRONICS	80
<i>Nehru Devabharathi, Sandeep Kumar Mondal, Jyoti Ranjan Pradhan, Subho Dasgupta</i>	

PRINTING QUASI-1D NANOMATERIALS FOR LARGE-AREA FLEXIBLE UV PHOTODETECTORS.....	84
<i>Fengyuan Liu, Yogeenth Kumaresan, Ravinder Dahiya</i>	
NEAR THRESHOLD DESIGN TECHNOLOGY OPTIMIZATION IN 12LP PROCESS	88
<i>Navneet Jain, Richard Fetherston, Deepesh Bagmar, Venkata Naresh Mudhireddy, Mahbub Rashed</i>	
AN AGILE AND SCALABLE MANUFACTURING MODEL TO SUPPORT 5G GROWTH	92
<i>Luis Andia, Carlos Mazure, Ionut Radu, Jean-Marc Le Meil</i>	
YIELD ESTIMATION OF NCFET-BASED 6-T SRAM.....	95
<i>Yuri Hong, Changhwan Shin</i>	
DESIGN THINKING UNDERLYING FULLY INTEGRATED SYSTEMS	98
<i>Mitsuhiko Nagata</i>	
PARTICLE-BASED DEVICE MODELING.....	101
<i>Sima Dimitrijevic</i>	
GROWTH AND KINETICS OF ELEMENTAL AND BINARY SEMICONDUCTING NANOWIRES.....	105
<i>Dhayalan Shakthivel, Ravinder Dahiya</i>	
SIGNIFICANCE OF L-VALLEY CHARGES AND A METHOD TO INCLUDE IT IN ELECTROSTATIC MODEL OF III-V GAA FETS	109
<i>Mohit D. Ganeriwala, Francisco G. Ruiz, Enrique G. Marin, Nihar R. Mohapatra</i>	
VIRTUAL PROCESS-BASED SPACER & JUNCTION OPTIMIZATION FOR AN INVERTER CIRCUIT.....	113
<i>S. Guissi, T. Schram, P. Schuddinck, S. Demuynck, P. Meijer</i>	
LOW LEAKAGE MG-COMPENSATED GAN SCHOTTKY DIODES ON FREE-STANDING GAN SUBSTRATE FOR HIGH ENERGY A-PARTICLE DETECTION	117
<i>A. Sandupatla, S. Arulkumaran, K. Ranjan, G. I. Ng, P. P. Murumu, J. Kennedy, M. Deki, S. Nitta, Y. Honda, H. Amano</i>	
LOW INTERFACE TRAP DENSITY IN ALGAN/GAN METAL-INSULATOR- SEMICONDUCTOR HIGH-ELECTRON-MOBILITY TRANSISTORS ON CVD-DIAMOND.....	121
<i>K. Ranjan, S. Arulkumaran, G. I. Ng, A. Sandupatla</i>	
MODELING AND CHARACTERIZATION OF INAS QUANTUM-WELL METAL-OXIDE- SEMICONDUCTOR FIELD EFFECT TRANSISTORS ON QUARTZ FOR 1.0 THZ WAVE DETECTION.....	125
<i>T. Maeda, H. Ishii, W. H. Chang, H. Kanaya, T. Asano</i>	
COMPACT MODELING OF NEGATIVE CAPACITANCE NANOSHEET FET INCLUDING QUASI-BALLISTIC TRANSPORT	129
<i>A. D. Gaidhane, G. Pahwa, A. Dasgupta, A. Verma, Y. S. Chauhan</i>	
OPTIMIZATION OF ELECTRON TRANSPORT LAYERS FOR HIGH PERFORMANCE PEROVSKITE SOLAR CELLS	133
<i>Damir Aidarkhanov, Askar Maxim, Zhiwei Ren, Zhuldyz Yelzhanova, Oral Ualibek, Bayan Daniyar, Aheyeerke Saibitihan, Mannix Balanay, Aleksandra Djuricic, Charles Surya, Annie Ng</i>	

PERFORMANCE ENHANCEMENT OF DOUBLE QUANTUM WELL SOLAR CELL BY STRAIN-MODULATED PIEZO-PHOTOTRONICS EFFECT	137
<i>S Routray, K P Pradhan, G P Mishra</i>	
A SPECTRUM-TUNABLE AND FLEXIBLE LIGHT-EMITTING DEVICE WITH ULTRA-WIDE WAVELENGTH RANGE	141
<i>Guangya Jiang, He Tian, Yi-Chi Zhang, Rong-Kun Zheng, Yan-Cong Qiao, Sifan Yang, Yi Yang, Tian-Ling Ren</i>	
ADVANCED LAYER TRANSFER TECHNOLOGY OF POST-SI MATERIALS FOR HETEROGENEOUS INTEGRATION.....	145
<i>Tatsuro Maeda, Toshifumi Irisawa, Hiroyuki Ishii, Wen-Hsin Chang</i>	
BACKSTEPPING POSITION CONTROL OF HIGH FREQUENCY PIEZOELECTRIC ACTUATOR USED IN ULTRASONICALLY ASSISTED MANUFACTURING.....	149
<i>Mohammad Salah, Ashraf Saleem</i>	
THE INVESTIGATION OF MATERIAL MODIFICATION FOR SiO_2 , Si_3N_4 FILM AND PHOTO-RESIST USING HIGH-DOSE ION IMPLANTATION TECHNIQUE.....	153
<i>R. Wada, H. Kai, N. Kawakami, J. Sasaki, T. Kuroi</i>	
COMPREHENSIVE DESIGN SOLUTIONS FOR WIDE BANDGAP POWER ELECTRONICS	157
<i>Sun Tao, Qingda Zhao, Vito Simonka, Andreas Hoessinger, Eric Guichard</i>	
MODELING THERMAL BEHAVIOR IN MULTI-LAYERED GAN HEMT-LIKE STRUCTURES	161
<i>K Nidhin, Suresh Balanethiram, Deleep R. Nair, Anjan Chakravorty</i>	
FIRST TIME ENABLEMENT OF RF RELIABILITY SIMULATION USING CADENCE RELXPERT	165
<i>Rajat Vishnoi, Naga Satish, Stewart Rauch, Fernando Guarin</i>	
SIMULATION AND DEVICE CHARACTERIZATION OF THE P+PN+P JUNCTION TYPE PINNED PHOTODIODE AND SCHOTTKY BARRIER PHOTODIODE	168
<i>Yoshiaki Hagiwara</i>	
VERTICAL GALLIUM OXIDE TRANSISTORS WITH CURRENT APERTURE FORMED USING NITROGEN-ION IMPLANTATION PROCESS	172
<i>Masataka Higashiwaki, Man Hoi Wong, Ken Goto, Hisashi Murakami, Yoshinao Kumagai</i>	
QUASI-NORMALLY-OFF ALGAN/GAN HEMTS WITH STRAINED COMB GATE FOR POWER ELECTRONICS APPLICATIONS	175
<i>Wei-Chih Cheng, Minghao He, Fanming Zeng, Qing Wang, Mansun Chan, Hongyu Yu</i>	
STUDY ON THE OPTIMIZATION OF OFF-STATE BREAKDOWN PERFORMANCE OF P-GAN HEMTS.....	179
<i>Fanming Zeng, Qing Wang, Shuxun Lin, Liang Wang, Guangnan Zhou, Wei-Chih Cheng, Minghao He, Yang Jiang, Qi Ge, Ming Li, Hongyu Yu</i>	
SIMULATION AND DESIGN OF STEP-ETCHED JUNCTION TERMINATION EXTENSIONS FOR GAN POWER DIODES	183
<i>Jeremy R. Dickerson, Andrew T. Binder, Greg Pickrell, Brendan P. Gunning, Robert J. Kaplar</i>	
A MODEL FOR HOLE TRAPPING-DETRAPPING KINETICS DURING NBTI IN P-CHANNEL FETS: (INVITED PAPER)	187
<i>Nilotpal Choudhury, Narendra Parihar, Nilesh Goel, A Thirunavukkarasu, Souvik Mahapatra</i>	

LOGIC BLOCK LEVEL DESIGN-TECHNOLOGY CO-OPTIMIZATION IS THE NEW MOORE'S LAW (INVITED).....	191
<i>Victor Moroz, Xi-Wei Lin, Thuc Dam</i>	
RELIABILITY OF ADVANCED FINFET TECHNOLOGY NODES BEYOND PLANAR: INVITED.....	195
<i>Hyun Chul Sagong, Kihyun Choi, Hai Jiang, Junekyun Park, Hwasung Rhee, Sangwoo Pae</i>	
(INVITED) 3D-NAND RELIABILITY: REVIEW OF KEY MECHANISMS AND MITIGATIONS.....	199
<i>Shyam Raghunathan</i>	
HIGH GAIN OPTICAL SENSORS ENABLED BY SUBTHRESHOLD OPERATION OF PHOTODIODE-GATED TRANSISTORS.....	203
<i>Kai Wang, Jinming Liu, Yunfeng Hu, Yangbing Xu, Yihong Qi, Yitong Xu, Xianda Zhou</i>	
OPTIMIZATION OF PMMA:PCBM INTERLAYER FOR MAPBI ₃ /IGZO PHOTOTRANSISTOR	207
<i>Yang Tan, Ben Xiang, Taoyu Zou, Chuan Liu, Kai Wang, Jun Chen, Hang Zhou</i>	
FABRICATION AND CHARACTERIZATION OF SNO ₂ /CH ₃ NH ₃ PBI ₃ BASED PHOTODETECTOR.....	210
<i>Rishibrind Kumar Upadhyay, Abhinav Pratap Singh, Deepchandra Upadhyay, Smrity Ratan, Satyabrata Jit</i>	
IMPLANTABLE FLUORESCENT CMOS IMAGING DEVICE	214
<i>Kiyotaka Sasagawa, Makito Haruta, Yasumi Ohta, Hironari Takehara, Jun Ohta</i>	
BIOPOLYMER BASED GATE DIELECTRICS FOR HIGH PERFORMANCE ORGANIC THIN FILM TRANSISTORS.....	217
<i>Jieun Ko, Wei Lin Leong</i>	
DESIGN AND FABRICATION OF SELF-ORGANIZED GE GATE/SIO ₂ /SI _{1-x} GE _x -NANOSHELL WITH RAISED SOURCE/DRAIN FOR ADVANCED TRANSISTORS	220
<i>I-Hsiang Wang, Keng-Ping Peng, Horng-Chih Lin, Pei-Wen Li</i>	
EFFECT OF HIGH PRESSURE ANNEALING TEMPERATURE ON THE FERROELECTRIC PROPERTIES OF TIN/HF _{0.25} ZR _{0.75} O ₂ /TIN CAPACITORS	223
<i>Sanghun Jeon, Dipjyoti Das, Venkateswarlu Gaddam</i>	
APPLYING VISCOUS SHEAR STRESS TO ALIGN SINGLE-WALLED CARBON NANOTUBES.....	226
<i>Yarong Wang, Yubo Gao, Wenjun Li, Min Zhang, Jiaona Zhang, Qinghua Wang, Ziwei Zhang, Zigang Li</i>	
NEW CHALLENGES OF DESIGN FOR RELIABILITY IN ADVANCED TECHNOLOGY NODE (INVITED).....	230
<i>Changze Liu, Yongsheng Sun, Pengpeng Ren, Dan Gao, Weichun Luo, Zanfeng Chen, Yu Xia</i>	
MISCONCEPTION WITH PAD-BASED CDM ESD PROTECTION.....	234
<i>Mengfu Di, Cheng Li, Zijin Pan, Albert Wang</i>	
COMPACT MODEL OF READ DISTURBANCE BY HOT CARRIER INJECTION IN 3D NAND FLASH MEMORY	238
<i>Jaeyeol Park, Dokyun Son, Minsoo Kim, Hyungjun Jo, Hyungcheol Shin</i>	

RELIABILITY ANALYSIS OF GATE-ALL-AROUND FLOATING GATE (GAA-FG) WITH VARIABLE OXIDE THICKNESS FOR FLASH MEMORY CELL.....	242
<i>Farah Hamid, N. Ezaila Alias, Afiq Hamzah, Zaharah Johari, M. L. Peng Tan, Razali Ismail, Norhayati Soin</i>	
BSIM-IMG: ADVANCED MODEL FOR FDSOI TRANSISTORS WITH BACK CHANNEL INVERSION	246
<i>H. Agarwal, P. Kushwaha, A. Dasgupta, M. Y-Kao, T. Morshed, G. Workman, K. Shanbhag, X. Li, V. Vinothkumar, Y. S. Chauhan, S. Salahuddin, C. Hu</i>	
A COMPLETE MODEL OF GATE CONTROLLED LATERAL PNP DEVICES IN CMOS TECHNOLOGY VALID IN ALL REGIONS OF OPERATION.....	250
<i>Wei Zheng Tan, Philip Beow Yew Tan, Subhash C Rustagi</i>	
TOLERANCE BOUND CALCULATION FOR COMPACT MODEL CALIBRATION USING FUNCTIONAL DATA ANALYSIS	254
<i>Shahed Reza, Nevin Martin, Thomas Buchheit, James D. Tucker</i>	
COMPACT MODELING OF SURFACE POTENTIAL AND DRAIN CURRENT IN MULTI-LAYERED MOS ₂ FETS	258
<i>Keshari Nandan, Chandan Yadav, Priyank Rastogi, Alejandro Toral-Lopez, Antonio Marin-Sanchez, Enrique G. Marin, Francisco G. Ruiz, Somnath Bhowmick, Yogesh Singh Chauhan</i>	
INTEGRATION OF GAS SENSORS WITH CMOS TECHNOLOGY	262
<i>Lado Filipovic, Siegfried Selberherr</i>	
HIGH PERFORMANCE AND WIRELESS GRAPHENE EARPHONE TOWARDS PRACTICAL APPLICATIONS.....	266
<i>Yuhong Wei, Guofang Yu, Xiaoshi Li, Hua Shuai, Wanting Ye, Yancong Qiao, He Tian, Yi Yang, Tian-Ling Ren</i>	
CMOS LOW POWER CURRENT SOURCE BASED TUNABLE INDUCTOR FOR IOT DEVICES	270
<i>Selvakumar Mariappan, Jagadheswaran Rajendran, Yusman Mohd. Yusof, Harikrishnan Ramiah, Mark Wong, Subhash Chander Rustagi, Arjun Kumar Kantimahanti</i>	
THREE DIMENSIONAL MODELING OF PIEZOELECTRIC MICROMACHINED TRANSDUCERS BUILT ON TOP OF INTEGRATED CIRCUITS	274
<i>Kevin Chan, Mihir Patel, Nuria Barniol, Shomnath Bhowmick, Sebastien Cases, Angela Wong</i>	
PATTERNING PLATINUM BY SELECTIVE WET ETCHING OF SACRIFICIAL PT-A1 ALLOY	277
<i>S. Meier, H. Rinck, B. Lange, E. Muellner, R. Brederlow, M. Enzelberger-Heim, S. Summerfelt, F. Kreupl, B. Wolf</i>	
IMPACT AND QUANTIZATION OF SHORT-TERM RELAXATION EFFECT IN ANALOG RRAM	281
<i>Yue. Xi, Bin Gao, Jianshi Tang, Xing Mu, Feng Xu, Peng Yao, Xinyi Li, Wenbin Zhang, Meiran Zhao, He Qian, Huaqiang Wu</i>	
RELIABILITY OF 2DEG DIAMOND FET BY HARSH-CONTINUOUS STRESS VOLTAGE APPROACH.....	285
<i>N. M. Nashaain, S. Falina, Y. Kitabayashi, D. Matsumura, Aa. Manaf, Z. Hassan, M. Syamsul, H. Kawarada</i>	

ANALYSIS AND FAILURE MODES OF HIGHLY DEGRADED PV MODULES INSPECTED DURING THE 2018 ALL INDIA SURVEY OF PV MODULE RELIABILITY	288
<i>Yogeswara Rao Golive, Sachin Zachariah, Sonali Bhaduri, Rajiv Dubey, Shashwata Chattopadhyay, Hemant K. Singh, Anil Kottantharayil, Narendra Shiradkar, Juzer Vasi</i>	
HYDROGEN PROTON INDUCED HTRB RELIABILITY DEGRADATION IN TRENCH POWER DEVICES	292
<i>C. Jacquemont, K. M. Wong, David Goh</i>	
PERPENDICULAR STT-MRAM SWITCHING AT FIXED VOLTAGE AND AT FIXED CURRENT	295
<i>S. Fiorentini, R. L. De Orio, S. Selberherr, J. Ender, W. Goes, V. Sverdlov</i>	
EXTRACTION OF MOBILITY IN 3-D NAND FLASH MEMORY WITH POLY-SI BASED MACARONI STRUCTURE	299
<i>Hyungjun Jo, Juhyun Kim, Minsoo Kim, Hyungcheol Shin</i>	
IMPROVED LUMPED ELEMENT MODEL FOR GAN-BASED MIS-HEMT GATE STACK IN THE SPILL-OVER REGIME	303
<i>Narendra Rai, Ashutosh Mahajan, Dipankar Saha, Swaroop Ganguly</i>	
IMPACT OF INTERFACE TRAPS AND ZN DIFFUSION ON PERFORMANCE OF LATERAL HYBRID III-V/SI PHOTODETECTORS.....	307
<i>Q. Ding, Y. Baumgartner, L. Czornomaz, A. Schenk</i>	
MATERIAL INNOVATION IN THE ERA OF ARTIFICIAL INTELLIGENCE - A CASE STUDY OF HF-ZR SYSTEMS	311
<i>Dina H. Triyoso, Robert D. Clark, Steven Consiglio, Kandabara Tapily, Hisashi Higuchi, Takahiro Hakamata, Danny Newman, Sophia Rogalskyj, Christopher Cole, Angelique Raley, Cory Wajda, Gert Leusink</i>	
ENABLING HIGH-PERFORMANCE DNN INFERENCE ACCELERATORS USING NON-VOLATILE ANALOG MEMORY (INVITED).....	315
<i>An Chen, Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Charles Mackin, Katherine Spoon, Alexander Friz, Andrea Fasoli, Geoffrey W. Burr</i>	
A LOW COMPUTATIONAL COST VISUAL TRACKING ALGORITHM DESIGNED FOR A MULTIPLE MODE BRAIN-MACHINE-INTERFACE	319
<i>Xuecheng Wang, Milin Zhang, Liangrui Peng, Andrew G. Richardson, Timothy H. Lucas, Jan Van Der Spiegel</i>	
RESISTIVE SWITCHING BEHAVIOUR OF PVP/HFO _x HYBRID RRAM ON FLEXIBLE SUBSTRATE.....	323
<i>Ishan Varun, Deepak Bharti, Ajay Kumar Mahato, Vivek Raghuwanshi, Shree Prakash Tiwari</i>	
GEN-3 PRESICET [™] TECHNOLOGY FOR MANUFACTURING SIC POWER DEVICES IN A 6-INCH COMMERCIAL FOUNDRY	326
<i>B. Jayant Baliga</i>	
CHARGE SHEET SUPER JUNCTION IN 4H-SILICON CARBIDE	330
<i>K. Akshay, M. G. Jaikumar, Shreepad Karmalkar</i>	
A NOVEL SNAPBACK-FREE REVERSE-CONDUCTING IGBT WITH SI/SIC HETEROJUNCTION.....	333
<i>Jinping Zhang, Junyi Luo, Zixun Chen, Zehong Li, Bo Zhang</i>	

ROLES OF SEMICONDUCTOR JUNCTIONS IN MECHANICAL-ELECTRICAL POWER CONVERSION	337
<i>Qing Zhang</i>	
FERROELECTRIC-HFO ₂ DEVICES TECHNOLOGY AND MANUFACTURING FOR MEMORY AND LOGIC APPLICATIONS	341
<i>Shinji Migita</i>	
FABRICATION AND CHARACTERIZATION OF FERROELECTRIC HfZrO-BASED SYNAPTIC TRANSISTORS WITH MULTI-STATE PLASTICITY	344
<i>Tianqi Lu, Renrong Liang, Ruiting Zhao, Yi Yang, Tian-Ling Ren</i>	
A NOVEL CAPACITOR-BASED STATEFUL LOGIC OPERATION SCHEME FOR IN- MEMORY COMPUTING IN 1T1R RRAM ARRAY.....	348
<i>Wensheng Shen, Peng Huang, Xiangyu Wang, Yulin Feng, Weijie Xu, Bin Gao, Huaqiang Wu, He Qian, Lifeng Liu, Xiaoyan Liu, Xing Zhang, Jinfeng Kang</i>	
A NOVEL BI-FUNCTIONAL MEMORY-PUF MODULE UTILIZING ADJUSTABLE SWITCHING WINDOW OF RRAM	352
<i>Bohan Lin, Bin Gao, Yachuan Pang, Bing Chen, Jianshi Tang, He Qian, Huaqiang Wu</i>	
PROCESS-INDUCED V _T VARIABILITY IN NANOSCALE FINFETS: DOES V _T EXTRACTION METHODS HAVE ANY IMPACT?.....	356
<i>Mandar S. Bhoir, Thomas Chiarella, Lars Å. Ragnarsson, Jerome Mitard, Naoto Horiguchi, Nihar R. Mohapatra</i>	
IMPACT OF LER ON MISMATCH IN NANOSHEET TRANSISTORS FOR 5NM-CMOS.....	360
<i>Chandan Kumar Jha, Charu Gupta, Anshul Gupta, Reinaldo A Vega, Abhisek Dixit</i>	
DIGITAL TYPE CMOS-MEMS COINTEGRATED PRESSURE SENSOR FABRICATED USING COST-EFFECTIVE MINIMAL-FAB PROCESS	364
<i>Y. X. Liu, I. Akita, T. Matsukawa, H. Tanaka, K. Koga, M. Nemoto, S. Khumpuang, M. Nagao, Y. Morita, S. Hara</i>	
PERFORMANCE AND RELIABILITY IMPROVEMENT IN GE NMOSFETS WITH DIFFERENT SURFACE ORIENTATIONS THROUGH CHANNEL FLATTENING PROCESS	368
<i>W. H. Chang, T. Irisawa, W. Mizubayashi, H. Ishii, T. Maeda</i>	
COTS SEMICONDUCTOR COMPONENTS FOR THE NEW SPACE INDUSTRY.....	372
<i>Harshad Bokil</i>	
BI-OBJECTIVE INDIRECT OPTIMIZATION OF ROBOTIC TRANSPORTATION TASK ASSIGNMENT BASED ON AUCTION MECHANISM	376
<i>Moussa G. Souleymane, Sahnoun M'Hammed, Duval Fabrice, Bensrhair Abdelaziz</i>	
SWITCHING AND CHARGE TRAPPING IN HFO ₂ -BASED FERROELECTRIC FETS: AN OVERVIEW AND POTENTIAL APPLICATIONS	380
<i>Halid Mulaosmanovic, Evelyn T. Breyer, Thomas Mikolajick, Stefan Slesazek</i>	
FERROELECTRICITY ENHANCEMENT IN HF _{0.5} ZR _{0.5} O ₂ CAPACITORS BY INCORPORATING TA ₂ O ₅ DIELECTRIC SEED LAYERS	383
<i>Venkateswarlu Gaddam, Dipjyoti Das, Sanghun Jeon</i>	
NEURAL NETWORK BASED DESIGN OPTIMIZATION OF 14-NM NODE FULLY- DEPLETED SOI FET FOR SOC AND 3DIC APPLICATIONS	386
<i>Hyeok Yun, Jun-Sik Yoon, Jinsu Jeong, Seunghwan Lee, Hyun-Chul Choi, Rock-Hyun Baek</i>	

GRAPHENE MUSCLE WITH ARTIFICIAL INTELLIGENCE.....	390
<i>Ning-Qin Deng, He Tian, Fan Wu, Ye Tian, Xiao-Shi Li, Yang Xu, Yi Yang, Tian-Ling Ren</i>	
METHODOLOGY TO PREDICT RANDOM TELEGRAPH NOISE INDUCED THRESHOLD VOLTAGE SHIFT USING MACHINE LEARNING	394
<i>Eunseok Oh, Jang Kyu Lee, Youngsoo Seo, Hyungcheol Shin</i>	
DEVELOPMENT OF NON-VOLATILE TUNNEL-FET MEMORY AS A SYNAPTIC DEVICE FOR LOW-POWER SPIKING NEURAL NETWORKS	398
<i>Hisashi Kino, Takafumi Fukushima, Tetsu Tanaka</i>	
SYNTHESIS OF MOS _{2(1-x)} TE _{2x} BY SPUTTERING AND THE CHANGE IN THE PHYSICAL PROPERTIES AND STRUCTURE DEPENDING ON THE CHALCOGEN COMPOSITION	401
<i>Yusuke Hibino, Yusuke Hashimoto, Kota Yamazaki, Yuya Oyanagi, Naomi Sawamoto, Hitoshi Wakabayashi, Atsushi Ogura</i>	
INTER-LAYER CHARGE AND ENERGY TRANSFER IN LAYERED HETEROJUNCTION DEVICES	405
<i>Kausik Majumdar, Krishna Murali, Nithin Abraham, Medha Dandu</i>	
METROLOGY AND INSPECTION: CHALLENGES AND SOLUTIONS FOR EMERGING TECHNOLOGY NODES	408
<i>Arun R. Srivatsa, Jingmin Leng, Navneet Singh, Yi Ding, Roman Mostovoy, Xiaodong Zhang, Matthias Bauer, Jothilingam Ramalingam, Prashanth Kulshrestha, Timothy Thao</i>	
PHYSICAL MODEL FOR RAPID THERMAL ANNEALING (RTA) INDUCED MECHANICAL STRESS.....	412
<i>Tingyou Lin, Jian-Hsing Lee, Cheng-Tsung Wu, Shao-Chang Huang, Chung-Chin Hung, Chauchin Su</i>	
RESIDUAL STRESS ANALYSIS AND STRUCTURAL PARAMETERS OPTIMIZATION OF CORRUGATED DIAPHRAGMS APPLIED TO MEMS DEVICE.....	416
<i>Chuying Tang, Liang Wang, Yao Cai, Yi Zhang, Qing Wang, Chengliang Sun, Hongyu Yu</i>	
CAPACITY IMPROVEMENT FOR 200MM PVD CLUSTER EQUIPMENT CMOS TECHNOLOGY	420
<i>M. A. Chik, M. S. A. Abd Malik, M. D. Y. Faizah</i>	
GENERAL FORMULA TO CAPTURE THE IMPACT OF DUMMY GATES ON LAYOUT DEPENDENT EFFECTS MODELING OF MULTI-FINGER MOSFETS.....	424
<i>Kejun Xia, Qilin Zhang, Hanyu Sheng, Lei Chao, Wuxia Li</i>	
AN ACCURATE STRUCTURE GENERATION AND SIMULATION OF LER AFFECTED NWFET	428
<i>Agam Jain, Shashank V. Inge, Amita, Udayan Ganguly</i>	
ANALYSIS ON PROCESS VARIATION EFFECT OF 3D NAND FLASH MEMORY CELL THROUGH MACHINE LEARNING MODEL.....	432
<i>Jang Kyu Lee, Kyul Ko, Hyungcheol Shin</i>	
SUPERIOR WORK FUNCTION VARIABILITY PERFORMANCE OF HORIZONTALLY STACKED NANOSHEET FETS FOR SUB-7-NM TECHNOLOGY AND BEYOND	436
<i>Akhil Sudarsanan, Sankatali Venkateswarlu, Kaushik Nayak</i>	
SYSTEM-LEVEL POWER INTEGRITY OPTIMIZATION BASED ON HIGH-DENSITY CAPACITORS FOR ENABLING HPC/AI APPLICATIONS	440
<i>Sungwook Moon, Seungki Nam, Jungil Son, Sumant Srikant</i>	

MULTILITHIC 3D AND HETEROGENEOUS INTEGRATION USING CAPILLARY SELF-ASSEMBLY.....	444
<i>Takafumi Fukushima</i>	
SOI DEVICES AND SUBSTRATES TOWARDS RF AND MILLIMETER WAVE ICS.....	448
<i>Martin Rack, Jean-Pierre Raskin</i>	
MODELING AND DESIGN OF SIC-BASED HIGH-FREQUENCY PHOTOCONDUCTIVE SWITCHES	452
<i>S. Rakheja, L. Huang, S. Hau-Riege, S. E. Harrison, L. F. Voss, A. M. Conway</i>	
GEOMETRICAL DIMENSION IMPACT FOR PERFORMANCE OF CMOS BASED CIRCULAR SHAPE ALUMINUM NITRIDE (ALN) PIEZOELECTRIC MICROMACHINED ULTRASONIC TRANSDUCER (PMUT).....	456
<i>Muhammad Naim Haron, Mohamad Adzhar Md Zawawi, Mohamed Fauzi Packeer, Asrulnizam Abd Manaf</i>	
NON-QUASI-STATIC EFFECT ON GE-BODY PTFET FOR DIFFERENT SOURCE MATERIALS	460
<i>Sayani Ghosh, Kalyan Koley, Samar K. Saha, Chandan K. Sarkar</i>	
CHARGING REDUCTION METHOD FOR AUGER ANALYSIS ON BOND PAD	464
<i>Hemalatha Somu</i>	
2D MOWSE ₂ MATERIAL PHOTOLUMINESCENCE CHARACTERIZATION BASED ON MOS DEVICE.....	468
<i>Xinzhua Wang, Zhouhui Tuo, Canbin Hu, Hongwei Liu</i>	
HIGH FREQUENCY MONOLITHIC INDUCTOR WITH AIR-GAPS.....	471
<i>Clarissa Prawoto, Zichao Ma, Ying Xiao, Salahuddin Raju, Changjian Zhou, Mansun Chan</i>	
NOVEL HYBRID MTJ-CMOS BASED PROGRAMMABLE GAIN AMPLIFIER FOR PORTABLE APPLICATIONS	475
<i>Shivam Verma</i>	
A 1.8 V 8-BIT PIPELINED ADC WITH INTEGRATED FOLDED CASCODE OP-AMP IN CMOS 180 NM	479
<i>Norhamizah Idros, Zulfiqar Ali Abdul Aziz, Jagadheswaran Rajendran</i>	
DESIGN OF A HIGH ACCURACY AND REAL-TIME INDOOR POSITIONING SYSTEM BASED ON CODING POINT IDENTIFICATION AND ITS FPGA IMPLEMENTATION	483
<i>Guanting Huo, Chang Yu-Cheng, Langqing Wang, Yong Zhao, Yufeng Jin</i>	
LOW-TEMPERATURE FULLY PHOTOLITHOGRAPHIC IN-SI-O THIN-FILM TRANSISTORS	487
<i>Guangyu Yao, Hanbin Ma, Sanjiv Sambandan, Arokia Nathan</i>	
PROCESS OPTIMIZATION FOR IMPROVING THE THRESHOLD VOLTAGE DISTRIBUTION OF 3300V IGBT PLATFORM.....	490
<i>Yaohua Wang, Kui Pu, Jun Zeng, Rui Jin, Wenhong Zhang, Longlai Xu, Mohamed N. Darwish, Shaohua Dong</i>	
PROPOSED PROCESS FLOW FOR POTENTIAL WELL BASED FDSOI MOSFET AT 20 NM GATE LENGTH	494
<i>Chandan K. Jaiswal, Nishant, Shruti Mehrotra, S. Qureshi</i>	

CENTROID AND INVERSION CHARGE MODEL FOR LONG CHANNEL STRAINED-SILICON GAA MOSFET WITH QUANTUM EFFECT	497
<i>Fatimah K. A. Hamid, N. Ezaila Alias, Zaharah Johari, Razali Ismail</i>	
CARRIER DENSITY AND QUANTUM CAPACITANCE MODEL FOR DOPED GRAPHENE.....	501
<i>L Chandrasekar, K P Pradhan</i>	
EXTENSIVE STUDY ON EFFECT OF PINHOLE INDUCED ELECTRIC FIELD IN SI CS-TOPCON SOLAR CELL	505
<i>Manish Verma, S. Routray, G. P. Mishra</i>	
ASSESSMENT OF ANALOG/RF PERFORMANCES FOR 10 NM TRI-METAL GATE FINFET.....	509
<i>G. P. Nikhil, S. Routray, K. P. Pradhan</i>	
THE “EXTRINSIC” COMPACT MODEL OF THE MOSFET DRAIN CURRENT BASED ON A NEW INTERPOLATION EXPRESSION FOR THE TRANSITION BETWEEN LINEAR AND SATURATION REGIMES WITH A MONOTONIC DECREASE OF THE DIFFERENTIAL CONDUCTANCE TO A NONZERO VALUE	513
<i>Valentin O. Turin, Roman S. Shkarlat, Gennady I. Zebrev, Benjamin Iñiguez, Michael S. Shur</i>	
BETA-GA ₂ O ₃ MOSFET DEVICE OPTIMIZATION VIA TCAD	517
<i>Minghao He, Fanming Zeng, Wei-Chih Cheng, Qing Wang, Hongyu Yu, Kah Wee Ang</i>	
IMPACT OF SOURCE/DRAIN UNDERLAP ON THE BALLISTIC PERFORMANCE OF SILICON AND GERMANIUM-TIN NANOWIRE P-MOSFETS.....	521
<i>Dibakar Yadav, Deleep R. Nair</i>	
AN INVESTIGATION OF TRANSMISSION LINE MODELING TEST STRUCTURE IN TCAD	525
<i>P. C. Thanh, Duy Nguyen Phuong, Anthony Holland, Alexandru Fecete</i>	
DEVICE ELECTROSTATICS AND HIGH TEMPERATURE OPERATION OF OXYGEN TERMINATED BORON DOPED DIAMOND MOS CAPACITOR AND MOSFET	529
<i>Yerragudi Pullaiah, Naresh Kumar Emani, Kaushik Nayak</i>	
REDUCTION OF HARMONIC DISTORTION OF 14-NM INAS QUANTUM WELL N-MOSFET FOR HIGH DC TO AC CONVERSION EFFICIENCY AND HIGH VOLTAGE GAIN.....	533
<i>Sumedha Dasgupta, Chandrima Mondal, Abhijit Biswas</i>	
VARIATION OF THE EFFICIENCY OF GAN JUNCTIONLESS FINFET BASED BOOST CONVERTER WITH SUBTHRESHOLD SWING AS A UNIFIED DEVICE PARAMETER	537
<i>Sudipta Mukherjee, Dipankar Saha, Apurba Laha, Swaroop Ganguly</i>	
ANALYSIS AND COMPACT MODELING OF THERMAL NOISE IN HALO IMPLANTED MOSFETS	541
<i>Ravi Goel, Chetan Gupta, Yogesh S. Chauhan</i>	
INVESTIGATION OF STANDARD AND ENCLOSED GATE N-MOSFET DEGRADATION DUE TO TOTAL IONIZING DOSE USING BSIM-BULK	545
<i>Jay Hind Kumar Verma, Yogesh Singh Chauhan</i>	
GEOMETRICAL INFLUENCE ON SELF HEATING IN NANOWIRE AND NANOSHEET FETS USING TCAD SIMULATIONS.....	549
<i>Min Jae Kang, Ilho Myeong, Kristel Fobelets</i>	

PERFORMANCE COMPARISON OF GE/SI HETERO-JUNCTION VERTICAL TUNNEL FET WITH AND WITHOUT GATE-DRAIN UNDERLAPPED STRUCTURE WITH APPLICATION TO DIGITAL INVERTER.....	553
<i>Manas R. Tripathy, Ashish K. Singh, A Samad, Kamalaksha Baral, Prince K. Singh, Satyabrata Jit</i>	
FERROELECTRIC GATE HETEROJUNCTION TFET ON SELECTIVE BURIED OXIDE (SELBOX) SUBSTRATE FOR DISTORTIONLESS AND LOW POWER APPLICATIONS.....	557
<i>Ashish Kumar Singh, Manas Ranjan Tripathy, Kamalaksha Baral, Prince Kumar Singh, S. Jit</i>	
ROBUST DESIGN OF BIMETALLIC ZNO NANOFILM SPR SENSOR USING TAGUCHI METHOD.....	561
<i>G. S. Mei, N. R. Mohamad, N. A. Jamil, C. F. Dee, A. A. Hamzah, P. S. Menon</i>	
STUDY OF THIN FILM TIN OXIDE FOR RELIABILITY AS GAS SENSING MATERIAL.....	565
<i>Ravi Shankar, Tien Choy Loh, Le Khaing Le, Chun Wei Khor, Shian Yeu Kam, Patrice Ramonda</i>	
IMPROVEMENT IN ELECTRICAL PROPERTIES OF AL/LA ₂ O ₃ /ZRO ₂ / GATE STACK DEPOSITED ON LAON PASSIVATED GAAS SUBSTRATE.....	568
<i>Viral N. Barhate, Khushabu S. Agrawal, Vilas S. Patil, Ashok M. Mahajan</i>	
ADHESION STUDY ON DIFFERENT SURFACE TREATMENT BY BUTTON SHEAR TEST	572
<i>Lim Wei Lee, Lee Wei Cheat</i>	
STUDIES ON CORRELATION BETWEEN DILUTED NH ₄ OH CONCENTRATION OF PRE-GOX CLEAN SC1 AND GOX BREAKDOWN INDUCED BY SILICON SURFACE OXIDES.....	576
<i>Wan Tatt Wai, Vanita Manaogaran, Lee Wei Cheat, Cheng Weei Kai, Ishak Asmahan, Liew Sun Khang</i>	
A CYCLE-BY-CYCLE HCD AND BTI COMPACT MODEL TO CALCULATE FINFET BASED RO AGEING USING SPICE	579
<i>Uma Sharma, Chaitanya Pasupuleti, Narendra Gangwar, A. Thirunavukkarasu, Souvik Mahapatra</i>	
ESD DEVICE LAYOUT DESIGN GUIDELINES BY 3D TCAD SIMULATION.....	583
<i>Cheng Li, Zijin Pan, Mengfu Di, Feilong Zhang, Zhiguo Li, Ning Jiang, Albert Wang</i>	
MODELING AND SIMULATION OF LOW-COST COMPOSITE FIBER-TO-CHIP EDGE COUPLER FOR PHOTONICS AND MEMS PACKAGING APPLICATIONS.....	587
<i>Ziji Wang, Jintang Shang</i>	
IN-HOLE DIODES FOR ON-CHIP THERMAL SENSING	590
<i>Cheng Li, Qi Chen, Mengfu Di, Zijin Pan, Albert Wang, Huaqiang Wu, Tao Zhong, Jun Xu, Rongren Liang</i>	
ENHANCED WLCSP RELIABILITY FOR RF APPLICATIONS	594
<i>Zhuo-Jie Wu, John Malinowski, David Questad</i>	
MANUFACTURING WIP MANAGEMENT SYSTEMS WITH AUTOMATED DISPATCHING DECISION: SILTERRA CASE STUDY	598
<i>Ma Chik, Mohamad Zambri Mohd Darudin, K. Ibrahim, Hasbullah Ashaari</i>	
LOW COST 2D-SNS ₂ NANOSHEETS BASED UV-A-VISIBLE BAND PHOTODETECTOR	602
<i>Sanjeev Mani Yadav, Amritanshu Pandey</i>	

VISIBLE LIGHT RESPONSE IN DEFECT ENGINEERED WRINKLE NETWORK NANOSTRUCTURED ZNO	606
<i>Kamal Rudra</i>	
ELECTROLUMINESCENCE OF SI BASED MOS DEVICE WITH TERNARY RARE EARTH DOPED OXIDE	609
<i>T. Tomita, T. Matsuda, H. Iwata, T. Ohzone</i>	
CVD-GROWN GRAPHENE-ON-AU CHARACTERIZATION AND SENSING USING KRETSCHMANN-BASED SPR	612
<i>N. A. Jamil, G. S. Mei, A. R. Md Zain, D. Hewak, C-C. Huang, M. A. Mohamed, B. Y. Majlis, P. S. Menon</i>	
ULTRALOW POWER NEUROMORPHIC ACCELERATOR FOR DEEP LEARNING USING NI/HFO ₂ /TIN RESISTIVE RANDOM ACCESS MEMORY	616
<i>Hoang-Hiep Le, Wei-Chen Hong, Jian-Wei Du, Tsung-Han Lin, Yi-Xiu Hong, I-Hsuan Chen, Wen-Jay Lee, Nan-Yow Chen, Darsen D. Lu</i>	

Author Index