

**2020 33rd International Conference  
on VLSI Design and 2020 19th  
International Conference on  
Embedded Systems (VLSID 2020)**

**Bangalore, India  
4 – 8 Bangalore India**



**IEEE Catalog Number: CFP20041-POD  
ISBN: 978-1-7281-5702-3**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20041-POD
ISBN (Print-On-Demand):	978-1-7281-5702-3
ISBN (Online):	978-1-7281-5701-6
ISSN:	1063-9667

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID) **VLSID 2020**

## Table of Contents

Message from the General Co-Chairs .....	x
Message from the Technical Program Chairs .....	xi
Message from the Tutorial Co-Chairs .....	xii
Message from the Steering Committee Chair .....	xiii
About the Cover from the Publication Co-Chairs .....	xiv
VLSI Design Conference Steering Committee (2019) .....	xv
VLSI Design and Embedded Systems 2020 Conference Committee .....	xvi
Technical Program Committee .....	xix
VLSI Design Conference History .....	xxiii
Embedded Systems Design Conference History .....	xxv
Keynotes .....	xxvi
Tutorials .....	xxxiv
Invited Talks .....	xlviii

## 2020 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems

A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio .....	1
<i>Anuj Verma (Indian Institute of Technology Mandi (IIT-Mandi)) and Rahul Shrestha (Indian Institute of Technology Mandi (IIT-Mandi))</i>	
Power Efficient Sense Amplifier for Emerging Non Volatile Memories .....	7
<i>Vivek Tyagi (STMicroelectronics, Greater Noida, India), Vikas Rana (STMicroelectronics, Greater Noida, India), Laura Capecchi (STMicroelectronics, Agrate, Italy), Marcella Carissimi (STMicroelectronics, Agrate, Italy), and Marco Pasotti (STMicroelectronics, Agrate, Italy)</i>	
Fault Tolerance through Invariant Checking for the Lanczos Eigensolver .....	13
<i>Felix Loh (University of Wisconsin-Madison), Kewal K. Saluja (University of Wisconsin-Madison), and Parameswaran Ramanathan (University of Wisconsin-Madison)</i>	

Non-Parametric Statistical Density Function Synthesizer and Monte Carlo Sampler in CMOS .....	19
<i>Ahish Shylendra (University of Illinois at Chicago), Sina Haji Alizad (Allegro Microsystems), Priyesh Shukla (University of Illinois at Chicago), and Amit Ranjan Trivedi (University of Illinois at Chicago)</i>	
A Novel Low Power Ternary Multiplier Design using CNFETs .....	25
<i>Sharvani Gadgil (BITS-Pilani), Sharvani Gadgil (BITS-Pilani), and Chetan Vudadha (BITS-Pilani)</i>	
3.75ppm/°C, -91dB PSRR, 27nW, 0.9V PVT Invariant Voltage Reference for Implantable Biomedical Applications .....	31
<i>Mounika Kelam (International Institute of Information Technology, Hyderabad (IIIT-H)), Balaji Yadav Battu (International Institute of Information Technology, Hyderabad (IIIT-H)), and Zia Abbas (International Institute of Information Technology, Hyderabad (IIIT-H))</i>	
Design of Sense Amplifier for Wide Voltage Range Operation of Split Supply Memories in 22nm HKMG CMOS Technology .....	37
<i>Vinay Patil (Synopsys India Pvt. Ltd.), Anuj Grover (Indraprastha Institute of Information Technology Delhi), and Anuj Parashar (Synopsys India Pvt. Ltd.)</i>	
User-Centric Resource Management for Embedded Multi-core Processors .....	43
<i>Elham Shamsa (University of Turku), Anil Kanduri (University of Turku), Nima TaheriNejad (TU Wien), Alma Pröbstl (Technical University of Munich), Samarjit Chakraborty (Technical University of Munich), Amir M. Rahmani (University of California, Irvine), and Pasi Liljeberg (University of Turku)</i>	
Runtime Monitoring of Inter- and Intra-Thread Requirements on Embedded MPSoCs .....	49
<i>Marcel Mettler (Technical University of Munich), Daniel Mueller-Gritschneider (Technical University of Munich), and Ulf Schlichtmann (Technical University of Munich)</i>	
Efficient Quantum Circuits for Square-Root and Inverse Square-Root .....	55
<i>Srijit Dutta (IIT Bombay, India), Yaswanth Tavva (National University of Singapore), Debjyoti Bhattacharjee (Nanyang Technological University), and Anupam Chattopadhyay (Nanyang Technological University)</i>	
Alternative Reduced Hardware MASH1-1-1 Digital Delta Sigma Architecture .....	61
<i>Prasad Kulkarni (IIT Bombay)</i>	
Enhancing the Phase-Noise-Figure-of-Merit of a Resonator using Frequency Transformations .....	67
<i>Sreeni Poolakkal (IIT Guwahati, Assam, India) and Nagarjuna Nallam (IIT Guwahati, Assam, India)</i>	
The Design of Ultra Low Power SAR ADC for Implantable Cardioverter Defibrillator (ICD) .....	72
<i>Satyajit Mohapatra (IIT Gandhinagar) and Nihar Ranjan Mohapatra (IIT Gandhinagar)</i>	
A Shared-Memory Parallel Implementation of the RePlAcE Global Cell Placer .....	78
<i>Frédéric Gessler (École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland), Philip Brisk (University of California Riverside (UCR), Riverside, CA, USA), and Mirjana Stojilovi (École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland)</i>	

A Sub-Range Error Characterization Based Selection Methodology for Approximate Arithmetic Units .....	84
<i>Hassaan Saadat (The University of New South Wales, Australia), Tuo Li (The University of New South Wales, Australia), Haris Javaid (Xilinx Inc., Singapore), and Sri Parameswaran (The University of New South Wales, Australia)</i>	
Area and Energy Efficient Approximate Square Rooters for Error Resilient Applications .....	90
<i>Neelam Arya (ABV-IIITM), Teena Soni (ABV-IIITM), Manisha Pattanaik (ABV-IIITM), and G.K. Sharma (ABV-IIITM)</i>	
A 36 dB Gain Range, 0.5 dB Gain Step Variable Gain Amplifier with 10 to 25 MHz Bandwidth Third-Order Filter for Portable Ultrasound Systems .....	96
<i>Purnendu Bhattacharjya (Indian Institute of Technology Madras) and Nagendra Krishnapura (Indian Institute of Technology Madras)</i>	
A Low Overhead Methodology for Validating Memory Consistency Models in Chip Multiprocessors .....	101
<i>Binod Kumar (IIT BOMBAY), Swapnil Thakur (IIT BOMBAY), Kanad Basu (University of Texas at Dallas), Masahiro Fujita (University of Tokyo), and Virendra Singh (IIT Bombay)</i>	
Analyzing Hardware Security Properties of Processors through Model Checking .....	107
<i>Binod Kumar (IIT Bombay), Akshay Kumar Jaiswal (IIT BOMBAY), Vineesh VS (IIT BOMBAY), and Rushikesh Shinde (IIT BOMBAY)</i>	
VLSI Based Adaptive Power Management Architecture for ECG Monitoring in WBAN .....	113
<i>Jitumani Sarma (Indian Institute of Information Technology) and Rakesh Biswas (Indian Institute of Information Technology)</i>	
CoverT: A Coverage Reporting Tool for Analog Mixed-Signal Designs .....	119
<i>Sayandeep Sanyal (Indian Institute of Technology Kharagpur), Aritra Hazra (Indian Institute of Technology Kharagpur), Pallab Dasgupta (Indian Institute of Technology Kharagpur), Scott Morrison (Texas Instruments), Sudhakar Surendran (Texas Instruments (India) Pvt. Ltd.), and Lakshmanan Balasubramanian (Texas Instruments (India) Pvt. Ltd.)</i>	
Thermal Load-Aware Adaptive Scheduling for Heterogeneous Platforms .....	125
<i>Srijeeta Maity (Indian Institute of Technology Kharagpur), Anirban Ghose (Indian Institute of Technology Kharagpur), Soumyajit Dey (Indian Institute of Technology Kharagpur), and Swarnendu Biswas (Indian Institute of Technology Kanpur)</i>	
FPGA-Based Acceleration of LU Decomposition for Analog and RF Circuit Simulation .....	131
<i>Yogesh Mahajan (Indian Institute of Technology Bombay), Shashank Obla (Indian Institute of Technology Bombay), Mini K. Namboothiripad (Indian Institute of Technology Bombay), Mandar J. Datar (Indian Institute of Technology Bombay), Niraj N. Sharma (Indian Institute of Technology Bombay), and Sachin B. Patkar (Indian Institute of Technology Bombay)</i>	
Cacheline Utilization-Aware Link Traffic Compression for Modular GPUs .....	137
<i>Kishore Punniyamurthy (The University of Texas at Austin), Shomit Das (AMD Research), and Andreas Gerstlauer (The University of Texas at Austin)</i>	

A Multi-agent Co-operative Model to Facilitate Criticality Based Reliability for Mixed Critical Task Execution on FPGA Based Cloud Environment .....	143
<i>Krishnendu Guha (University of Calcutta), Debasri Saha (University of Calcutta), and Amlan Chakrabarti (University of Calcutta)</i>	
Dissecting Convolutional Neural Networks for Efficient Implementation on Constrained Platforms .....	149
<i>Vishalini Laguduva Ramnath (University of South Florida), Shakil Mahmud (University of South Florida), Sathyanarayanan Aakur (Oklahoma State University), Robert Karam (University of South Florida), and Srinivas Katkooari (University of South Florida)</i>	
E2GC: Energy-Efficient Group Convolution in Deep Neural Networks .....	155
<i>Nandan Kumar Jha (Indian Institute of Technology Hyderabad), Rajat Saini (Indian Institute of Technology Hyderabad), Subhrajit Nag (Indian Institute of Technology Hyderabad), and Sparsh Mittal (Indian Institute of Technology Hyderabad)</i>	
A Low Noise, Low Power, Wide Range Programmable Output Reference Buffer for Sensor Applications .....	161
<i>Prudhvi Raj Thota (Sankalp Semiconductor Pvt. Ltd.), Kiran Wadagavi (Sankalp Semiconductor Pvt. Ltd.), Rakesh Namani (Sankalp Semiconductor Pvt. Ltd.), Abirmoya Santra (Sankalp Semiconductor Pvt. Ltd.), and Sumit Bhat (Sankalp Semiconductor Pvt. Ltd.)</i>	
A Novel Methodology of PWM/PFM Mode Transition for Inverting Buck-Boost and Boost Converter for AMOLED Display Applications .....	165
<i>Venkatesh Kadlimatti (Sankalp Semiconductor Private limited), Prudhvi Thota (Sankalp Semiconductor Private Limited), and Sumit Bhat (Sankalp Semiconductor Private Limited)</i>	
StateLock: State Transition Based Logic Locking for Sequential Circuits .....	171
<i>Yasaswy Kasarabada (University of Cincinnati) and Ranga Vemuri (University of Cincinnati)</i>	
A Mathematical Approach Towards Quantization of Floating Point Weights in Low Power Neural Networks ..	177
<i>Joydeep Kumar Devnath (Indian Institute of Technology, Gandhinagar), Neelam Surana (Indian Institute of Technology, Gandhinagar), and Joycee Mekie (Indian Institute of Technology, Gandhinagar)</i>	
FPGA Based Convolution and Memory Architecture for Convolutional Neural Network .....	183
<i>Sheeba J (Indian Institute of Space Science and Technology Thiruvananthapuram) and Shahan K A (Indian Institute of Space Science and Technology Thiruvananthapuram)</i>	
On the Effect of Aging on Digital Sensors .....	189
<i>Md Toufiq Hasan Anik (University of Maryland Baltimore County), Sylvain Guilley (Télécom ParisTech), Jean-luc Danger (Télécom ParisTech), and Naghmeh Karimi (University of Maryland Baltimore County)</i>	
Intensifying Challenge Obfuscation by Cascading FPGA RO-PUFs for Random Number Generation .....	195
<i>Arjun Singh Chauhan (Department of ECE, MNIT, Jaipur), Vineet Sahula (Department of ECE, MNIT, Jaipur), A. S. Mandal (Cognitive Computing Group, CEERI Pilani), and Abhigyan Dutta (Department of ECE, MNIT Jaipur)</i>	

Leveraging Dynamic Partial Reconfiguration with Scalable ILP Based Task Scheduling .....	201
<i>Ashutosh Dhar (University of Illinois, Urbana-Champaign), Mang Yu (University of Illinois, Urbana-Champaign), Wei Zuo (University of Illinois, Urbana-Champaign), Xiaohao Wang (University of Illinois, Urbana-Champaign), Nam Sung Kim (University of Illinois, Urbana-Champaign), and Deming Chen (University of Illinois, Urbana-Champaign)</i>	
A Novel Parametrized Fused Division and Square- Root POSIT Arithmetic Architecture .....	207
<i>Aneesh Raveendran (CDAC Bangalore), Sandra Jean (Anna University), Mervin J (CDAC Bangalore), Vivian D (CDAC Bangalore), and David Selvakumar (CDAC Bangalore)</i>	
A Design Optimization for Pin-Constrained Paper-Based Digital Microfluidic Biochips Integrating Fluid-Control Co-design Issues .....	213
<i>Piyali Datta (University of Calcutta, Kolkata), Arpan Chakraborty (University of Calcutta, Kolkata), and Rajat Kumar Pal (University of Calcutta, Kolkata)</i>	
An Accurate, Power and Area Efficient 13.33x Charge Pump with Wide-Range Programmability for Biomedical Sensors .....	219
<i>Amit Patil (Sankalp semiconductor Pvt Ltd), Sumit Bhat (Sankalp semiconductor Pvt Ltd), and Abirmoya Santra (Sankalp Semiconductor Pvt Ltd)</i>	
<b>Author Index .....</b>	<b>225</b>