2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID 2020)

Bangalore, India 4 – 8 Bangalore India



IEEE Catalog Number: 9 ISBN:

CFP20041-POD 978-1-7281-5702-3

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

CFP20041-POD
978-1-7281-5702-3
978-1-7281-5701-6
1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID) VLSID 2020

Table of Contents

Message from the General Co-Chairs	x
Message from the Technical Program Chairs	xi
Message from the Tutorial Co-Chairs	xii
Message from the Steering Committee Chair	xiii
About the Cover from the Publication Co-Chairs	xiv
VLSI Design Conference Steering Committee (2019)	
VLSI Design and Embedded Systems 2020 Conference Committee	xvi
Technical Program Committee	xix
VLSI Design Conference History	xxiii
Embedded Systems Design Conference History	xxv
Keynotes	xxvi
Tutorials	xxxiv
Invited Talks	xlviii

2020 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems

A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio Anuj Verma (Indian Institute of Technology Mandi (IIT-Mandi)) and Rahul Shrestha (Indian Institute of Technology Mandi (IIT-Mandi))	. 1
Power Efficient Sense Amplifier for Emerging Non Volatile Memories	. 7
Vivek Tyagi (STMicroelectronics, Greater Noida, India), Vikas Rana	
(STMicroelectronics, Greater Noida, India), Laura Capecchi	
(STMicroelectronics, Agrate, Italy), Marcella Carissimi	
(STMicroelectronics, Agrate, Italy), and Marco Pasotti	
(STMicroelectronics, Agrate, Italy)	
Fault Tolerance through Invariant Checking for the Lanczos Eigensolver	13
Felix Loh (University of Wisconsin-Madison), Kewal K. Saluja	
(University of Wisconsin-Madison), and Parameswaran Ramanathan	
(University of Wisconsin-Madison)	

Non-Parametric Statistical Density Function Synthesizer and Monte Carlo Sampler in CMOS
A Novel Low Power Ternary Multiplier Design using CNFETs
 3.75ppm/°C, -91dB PSRR, 27nW, 0.9V PVT Invariant Voltage Reference for Implantable Biomedical Applications
Design of Sense Amplifier for Wide Voltage Range Operation of Split Supply Memories in 22nm HKMG CMOS Technology
User-Centric Resource Management for Embedded Multi-core Processors
Runtime Monitoring of Inter- and Intra-Thread Requirements on Embedded MPSoCs
 Efficient Quantum Circuits for Square-Root and Inverse Square-Root
Alternative Reduced Hardware MASH1-1-1 Digital Delta Sigma Architecture
Enhancing the Phase-Noise-Figure-of-Merit of a Resonator using Frequency Transformations
The Design of Ultra Low Power SAR ADC for Implantable Cardioverter Defibrillator (ICD)
A Shared-Memory Parallel Implementation of the RePlAce Global Cell Placer

A Sub-Range Error Characterization Based Selection Methodology for Approximate Arithmetic Units
Area and Energy Efficient Approximate Square Rooters for Error Resilient Applications
A 36 dB Gain Range, 0.5 dB Gain Step Variable Gain Amplifier with 10 to 25 MHz Bandwidth Third-Order Filter for Portable Ultrasound Systems
A Low Overhead Methodology for Validating Memory Consistency Models in Chip Multiprocessors
Analyzing Hardware Security Properties of Processors through Model Checking
VLSI Based Adaptive Power Management Architecture for ECG Monitoring in WBAN
CoveRT: A Coverage Reporting Tool for Analog Mixed-Signal Designs
Thermal Load-Aware Adaptive Scheduling for Heterogeneous Platforms
 FPGA-Based Acceleration of LU Decomposition for Analog and RF Circuit Simulation
Cacheline Utilization-Aware Link Traffic Compression for Modular GPUs

 A Multi-agent Co-operative Model to Facilitate Criticality Based Reliability for Mixed Critical Task Execution on FPGA Based Cloud Environment
Dissecting Convolutional Neural Networks for Efficient Implementation on Constrained Platforms
 E2GC: Energy-Efficient Group Convolution in Deep Neural Networks
 A Low Noise, Low Power, Wide Range Programmable Output Reference Buffer for Sensor Applications 161 Prudhvi Raj Thota (Sankalp Semiconductor Pvt. Ltd.), Kiran Wadagavi (Sankalp Semiconductor Pvt. Ltd.), Rakesh Namani (Sankalp Semiconductor Pvt. Ltd.), Abirmoya Santra (Sankalp Semiconductor Pvt. Ltd.), and Sumit Bhat (Sankalp Semiconductor Pvt. Ltd.)
 A Novel Methodology of PWM/PFM Mode Transition for Inverting Buck-Boost and Boost Converter for AMOLED Display Applications
StateLock: State Transition Based Logic Locking for Sequential Circuits
A Mathematical Approach Towards Quantization of Floating Point Weights in Low Power Neural Networks 177 Joydeep Kumar Devnath (Indian Institute of Technology, Gandhinagar), Neelam Surana (Indian Institute of Technology, Gandhinagar), and Joycee Mekie (Indian Institute of Technology, Gandhinagar)
FPGA Based Convolution and Memory Architecture for Convolutional Neural Network
On the Effect of Aging on Digital Sensors
Intensifying Challenge Obfuscation by Cascading FPGA RO-PUFs for Random Number Generation

Leveraging Dynamic Partial Reconfiguration with Scalable ILP Based Task Scheduling	1
A Novel Parametrized Fused Division and Square- Root POSIT Arithmetic Architecture	7
 A Design Optimization for Pin-Constrained Paper-Based Digital Microfluidic Biochips Integrating Fluid-Control Co-design Issues	3
An Accurate, Power and Area Efficient 13.33x Charge Pump with Wide-Range Programmability for Biomedical Sensors	9

Author Index		22
indention indention of the second	 	· · · · · · · · · · · · · · · · · · ·