

2020 IEEE 33rd International Conference on Microelectronic Test Structures (ICMTS 2020)

**Edinburgh, United Kingdom
4 – 18 May 2020**



**IEEE Catalog Number: CFP20MTS-POD
ISBN: 978-1-7281-4009-4**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20MTS-POD
ISBN (Print-On-Demand):	978-1-7281-4009-4
ISBN (Online):	978-1-7281-4008-7
ISSN:	1071-9032

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION 1: Advanced Measurement Techniques

Session Chair: Bill Verzi, *Austin, TX, USA*

1.1 – Process Variation Estimation using An IDDQ Test and FlipFlop Retention Characteristics 3

Shinichi Nishizawa¹ and Kazuhito Ito²

¹*Faculty of Engineering, Fukuoka University;* ²*Graduate School of Science and Engineering, Saitama University, Japan*

1.2 – Calibration of CBCM Measurement Hardware 7

Brad Smith¹, Emmanuel Onyegam¹, Donald Hall¹, and Bill Verzi²

¹*NXP Semiconductors, Austin, Texas, USA;* ²*Verzitest, Austin, Texas, USA*

SESSION 2: Parametric Tests

Session Chair: Christopher Hess, *PDF Solutions, USA*

2.1 – Standardization of Specific Contact Resistivity Measurements using Transmission Line Method (TLM) 15

Sidhant Grover¹, Shubham Sahu¹, Peng Zhang² and Santosh K. Kurinec¹

¹*Department of Electrical and Microelectronic Engineering, Rochester Institute of Technology, NY, USA;* ²*Department of Electrical and Computer Engineering, Michigan State University, MI, USA*

2.2 – Automated Generation and Measurement of Parametric Test Structures . . . 21

Paul Sullivan, Andreas Tsiamis, Stewart Smith, Anthony J. Walton and Jonathan G. Terry
School of Engineering, The University of Edinburgh, Scotland, UK

2.3 – Characterization of parametric mismatch attributable to plastic chip encapsulation 27

Hans Tuinhout, Andrei Damian and Adrie Zegers-van Duijnhoven

NXP Semiconductors, the Netherlands

2.4 – Extraction of Ultra-Low Contact Resistivity by End-Resistance Method . . . 33

Bing-Yue Tsui¹, Ya-Hsin Lee¹, Dong-Ying Wu¹, Yao-Jen Lee², and Mei-Yi Li²

¹*Institute of Electronics, National Chiao-Tung University, Taiwan, R. O. C.;* ²*Taiwan Semiconductor Research Center, Taiwan, R.O.C.*

SESSION 3: Noise Measurements

Session Chair: Satoshi Habu, *Keysight Japan*

- 3.1 – Area-Efficient and Bias-Flexible Inline Monitoring Structure for Fast Characterization of RTN and Transistor Local Mismatch in Advanced Technologies 41**
A. Jayakumar, N.Chan, L.Pirro, O. Zimmerhackl, M. Otto, T. Kleissner and J. Hoentschel
GLOBALFOUNDRIES Fab1 LLC & Co.KG, Wilschdorfer Landstrasse 101, 01109 Dresden, Saxony, Germany
- 3.2 – Test Structures for Noise Reduction of Fully Depletion-Silicon on Insulator p-Type Tunneling FET Using Channel Orientation 47**
Hyun-Dong Song, Hyeong-Sub Song, Sunil Babu Eadi, Hyun-Woong Choi, Ga-Won Lee, and Hi-Deok Lee
Department of Electronics Engineering, Chungnam National University
- 3.3 – Increased Delay Variability due to Random Telegraph Noise under Dynamic Back-gate Tuning 51**
Misaki Udo¹, Kensuke Murakami², A.K.M. Mahfuzul Islam³ and Hidetoshi Onodera²
¹*Undergraduate School of Electrical and Electronic Engineering, Kyoto University, Japan;*
²*Graduate School of Informatics, Kyoto University, Japan;* ³*Graduate School of Engineering, Kyoto University, Japan*
- 3.4 – Influence of series resistance on the experimental extraction of FinFET noise parameters 57**
Angeliki Tataridou*, Gerard Ghibaudo, Christoforos Theodorou
IMEP-LAHC, Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, CNRS, Grenoble INP Grenoble, France

SESSION 4: MEMS Device Characterisation

Session Chair: Anthony Walton *The University of Edinburgh, Scotland, UK*

- 4.1 – Automated Wafer-Level Characterisation of Electrochemical Test Structures for Wafer Scanning 63**
I. Schmueser, L. Mackay, F. Moore, K. Doherty, J. P. Elliott, A.R. Mount, A. J. Walton, S. Smith, and J. G. Terry
The University of Edinburgh, Scotland, UK

- 4.2 – Verification and Induction Method for Low Frequency Response-based Failure Modes in Acoustic MEMS 69**
 Gergely Hantos and Marc Desmulliez
Heriot-Watt University, School of Engineering & Physical Sciences, Edinburgh, UK
- 4.3 – A Rapid, Reliable and Less-destructive On-chip Mass Measurement for 3D Composite Material Testing Microstructures 75**
 Gilgueng Hwang^{1,2,3}, Christophe David³, Alisier Paris³, Dominique Decanini³, Ayako Mizushima⁴, Yoshio Mita^{1,2}
¹*LIMMS-CNRS, Institute of Industrial Science, University of Tokyo, Japan;* ²*Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Japan;* ³*C2N-CNRS, University Paris-Sud, France;* ⁴*VLSI Design and Education Center, The University of Tokyo, Japan*
- 4.4 – Test structure and measurement system for characterising the electrochemical performance of nanoelectrode structures 79**
 I. Schmueser¹, E.O. Blair^{1,2}, Z. Isiksacan^{1,3}, Y. Li^{1,4}, D.K. Corrigan^{1,2}, A.A. Stokes¹, J.G. Terry¹, A.R. Mount¹ and A.J. Walton¹
¹*The University of Edinburgh, Scotland, UK;* ²*University of Strathclyde, UK;* ³*Bilkent University, Turkey;* ⁴*Northumbria University, UK*

SESSION 5: Materials Characterization

Session Chair: Hans Tuinhout, *NXP Semiconductors, The Netherlands*

- 5.1 – Multiscale modeling of charge transport properties and defect characterization of high- κ bilayer CeO₂/La₂O₃ 87**
 Behnood Dianat, Paolo La Torraca, Yuri Ricci, Luca Larcher
University of Modena and Reggio Emilia, Italy
- 5.2 – Electrical and optical localisation of leakage current and breakdown point in SiOC:H low- κ dielectrics 91**
 Matthias Vidal-Dh^{1,2}, Quentin Hubert¹, Patrice Gonon², Bernard Pelissier², Philippe Lentrein¹, Patrice Ray¹, Jean-Michel Moragues¹, Pascal Fornara¹
¹*STMicroelectronics Rousset, France* ²*LTM CNRS, Grenoble, France*
- 5.3 – Paper Withdrawn**
- 5.4 – OxRAM BER scaling trends on 4kb mixed-diameter test vehicle 95**
 J. Sandrini, C. Cagli, L. Grenoiullet, N. Castellani, V. Meli, F. Gaillard
CEA-LETI, Minatec Campus, Grenoble France

5.5 – Doughnut Test Structure to Evaluate ZnO/Si Heterostructure to Improve Efficiency of PbS QD/ZnO/Si Hybrid Infrared Photodiode 99

Norihiro Miyazawa¹, Naoto Usami¹, Haibin Wang², Takaya Kubo², Hiroshi Segawa², Yoshio Mita^{1,3} and Akio Higo³

¹*Department of Electrical Engineering and Information Systems; ²Research Center for Advanced Science and Technology; ³Systems Design Lab, School of Engineering, The University of Tokyo, Japan.*

SESSION 6: MEMS Process Characterization

Session Chair: Brad Smith, *NXP Semiconductors, USA*

6.1 – A nondestructive analysis method for the releasing process of thermal sensors 105

Chao Liu^{1,2}, Jianyu Fu^{1,2,3}, Ying Hou^{1,2,3}, Ruiwen Liu¹, Qiong Zhou^{1,2,3}, Dapeng Chen^{1,2,3}

¹*Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China; ²University of the Chinese Academy of Sciences, Beijing, China; ³Wuxi Innovation Center for Internet of Things, Jiangsu Wuxi, China*

6.2 – Drop-in test structure chip to visualize residual stress of Cu supercritical-fluids-deposition (SCFD) 109

Naoto Usami¹, Etsuko Ota², Akio Higo², Takeshi Momose³ and Yoshio Mita^{1,2}

¹*Department of Electrical Engineering and Information Systems (EEIS), The University of Tokyo, Japan; ²Systems Design Lab (d.lab), The University of Tokyo, Japan; ³Department of Materials Engineering, The University of Tokyo, Japan*

6.3 – Microheater isolation characterisation to aid the optimisation of a MEMS Leidenfrost engine 113

Anthony Buchoux¹, Prashant Agrawal², Gary G. Wells², Rodrigo Ledesma-Aguilar², Anthony J. Walton³, Jonathan G. Terry³, Glen McHale², Khellil Sefiane¹, and Adam A. Stokes³

¹*School of Engineering, Institute for Multiscale Thermo fluids, The University of Edinburgh, Edinburgh, UK; ²Smart Materials & Surfaces Laboratory, Faculty of Engineering & Environment, Northumbria University, Newcastle upon Tyne, UK; ³School of Engineering, Institute for Integrated Micro and Nano Systems, The University of Edinburgh, Edinburgh, UK*

6.4 – Test structure for measuring etch selectivity in vapour etch processes 119

Markus Rondé, Anthony J. Walton, Jonathan G. Terry

School of Engineering, Institute of Integrated Micro and Nano Systems, University of Edinburgh, UK

SESSION 7: RF Device Characterisation

Session Chair: Francesco Driussi, *Università di Udine, Italy*

7.1 – Novel Statistical Modeling and Parameter Extraction Methodology of Cutoff Frequency for RF-MOSFETs.....127

Chika Tanaka, Yasuhiko Iguchi, Atsushi Sueoka, and Sadayuki Yoshitomi
Memory Division, Kioxia Corporation, Yokohama, Japan

7.2 – Paper Moved to Session 3

7.3 – Comparison of nMOSFET Structures for Millimeter-Wave Frequencies in 0.18 μm CMOS technology.....131

Toyoyuki Hagiwara, Natsu Yamaki, Kyoya Takano, Yohtaro Umeda
Department of Electrical Engineering, Faculty of Science and Technology, Tokyo University of Science Chiba, Japan

7.4 – Investigation of Test Structures for the Characterization of Very Fast Electro-Static Discharge Events.....135

Matt Lauderdale, Emmanuel Onyegam, Scott Ruth, Brad Smith and Alex Gerdemann
NXP Semiconductors, Austin, Texas, USA

7.5 – Application of Broadband RF Metrology to Integrated Circuit Interconnect Reliability Analyses: Monitoring Copper Interconnect Corrosion in 3D-ICs.....141

Papa K. Amoah, Jesus Perez, and Yaw S. Obeng
Nanoscale Device Characterization Division, Physical Measurement Laboratory, National Institute of Standards and Technology 100 Bureau Drive, Gaithersburg, MD, USA

SESSION 8: MOSFET characterization

Session Chair: Jonathan Terry, *The University of Edinburgh, Scotland, UK*

8.1 – Anomalous scaling of parasitic capacitance in FETs with a high- K channel material.....147

A.E.M. Smink, M.J. de Jong, H. Hilgenkamp, W.G. van der Wiel, and J. Schmitz
MESA+ Institute for Nanotechnology, University of Twente, Enschede, The Netherlands

8.2 – Comparison of Extraction Methods for Threshold Voltage Shift in NBTI Characterization.....151

Yu-Hsing Cheng, Michael Cook, Chris Kendrick
Corporate Research and Development, ON Semiconductor 1900 South County Trail, East Greenwich, RI 02818, USA

8.3 – Integrated Variability Measurements of 28nm FDSOI MOSFETs down to 4.2 K for Cryogenic CMOS Applications 157

B. Cardoso Paz¹, L. Le Guevel¹, M. Cassé¹, G. Billiot¹, G. Pillonnet¹, A.G.M. Jansen², S. Haendler³, A. Juge³, E. Vincent³, P. Galy³, G. Ghibaudo⁴, M. Vinet¹, S. de Franceschi², T. Meunier⁵ and F. Gaillard¹

¹*CEA-Leti, Université Grenoble Alpes, MINATEC Campus, 38054 Grenoble, France;* ²*Université Grenoble Alpes, CEA-IRIG, Grenoble, France;* ³*STMicroelectronics, 38920 Crolles, France;* ⁴*IMEP-LAHC, CNRS, Université Grenoble Alpes, MINATEC Campus, 38016 Grenoble, France;* ⁵*Université Grenoble Alpes, Institut Néel, Grenoble, France*

8.4 – Paper Withdrawn

SESSION 9: Optoelectronic Device Characterization

Session Chair: Carlo Cagli, *CEA Leti, France*

9.1 – Comparison of cut-back method and optical backscatter reflectometry for wafer level waveguide characterization 165

Anna Pęczek¹, Christian Mai², Georg Winzer² and Lars Zimmermann^{2,3}

¹*IHP Solutions GmbH, Frankfurt (Oder), Germany;* ²*IHP, Frankfurt (Oder), Germany;* ³*Technische Universität Berlin, Berlin, Germany*

9.2 – Diode design for studying material defect distributions with avalanche-mode light emission 169

M. Krakkers¹, T. Knezevic^{1,2}, K.M. Batenburg¹, X. Liu¹, L.K. Nanver¹

¹*MESA+ Institute, Faculty of EEMCS, University of Twente, Enschede, The Netherlands;* ²*Micro and Nano Electronics Laboratory, Faculty of Electrical Engineering and Computing, University of Zagreb, Croatia*

9.3 – Experimental and simulation analysis of carrier lifetimes in GaAs/AlGaAs Avalanche Photo-Diodes 175

F. Driussi¹, A. Pilotto¹, D. De Belli¹, M. Antonelli³, F. Arfelli^{4,6}, G. Biasiol⁵, G. Cautero^{3,6}, R. H. Menk^{3,6}, C. Nichetti^{3,4}, L. Selmi², T. Steinhartova^{4,6}, P. Palestri¹

¹*DPIA, Università degli Studi di Udine, Udine, Italy;* ²*Università di Modena e Reggio Emilia, Modena, Italy;* ³*Elettra-Sincrotrone Trieste S.C.p.A, Trieste, Italy;* ⁴*Università di Trieste, Department of Physics, Trieste, Italy;* ⁵*IOM CNR, Laboratorio TASC, Trieste, Italy;* ⁶*Istituto Nazionale di Fisica Nucleare, Trieste, Italy*

9.4 – Test Setup Optimization and Automation for Accurate Silicon Photonic Wafer Acceptance Production Tests 181

Choon Beng Sia¹, Tiong Leh Yap², Ashesh Sasidharan², Jun Hao Tan², Robin Chen², Jacobus Leo², Soon Leng Tan² and Guo Chang Man²

¹*FormFactor Inc.*; ²*GlobalFoundries Singapore Pte Ltd*

Invited Session

Sesssion Chair: Carlo Cagli, *CEA Leti, France*

Keynote 1 - Presentation Only

Keynote 2 – Experimental Set-Up For Novel Energy Efficient Charge-based Resistive RAM (RRAM) Switching187

Paola Trotti, S. Oukassi, G. Pillonet, G. Molas, E. Nowak
CEA Leti, France