

2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2020)

**Novi Sad, Serbia
22 – 24 April 2020**



**IEEE Catalog Number: CFP20DDE-POD
ISBN: 978-1-7281-9939-9**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20DDE-POD
ISBN (Print-On-Demand):	978-1-7281-9939-9
ISBN (Online):	978-1-7281-9938-2
ISSN:	2334-3133

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A SECURITY VERIFICATION TEMPLATE TO ASSESS CACHE ARCHITECTURE VULNERABILITIES	1
<i>Tara Ghasempouri ; Jaan Raik ; Kolin Paul ; Cezar Reinbrecht ; Said Hamdioui ; Mottaqiallah Taouil</i>	
STANDARD CELL TUNING ENABLES DATA-INDEPENDENT STATIC POWER CONSUMPTION	7
<i>Jan Belohoubek ; Petr Fišer ; Jan Schmidt</i>	
TOWARDS GENERATION OF A PROGRAMMABLE POWER MANAGEMENT UNIT AT THE ELECTRONIC SYSTEM LEVEL	13
<i>David Lemma ; Mehran Goli ; Daniel Große ; Rolf Drechsler</i>	
EFFICIENT PATCH MODULE FOR SINGLE-BANK OR DUAL-BANK FIRMWARE UPDATES FOR EMBEDDED DEVICES	19
<i>Ondrej Kachman ; Marcel Balaz</i>	
NEW SOLUTIONS FOR THE SUPPORT REGION CALCULATION OF LOGARITHMIC QUANTIZERS FOR THE LAPLACIAN SOURCE	25
<i>Zoran H. Peric ; Milan R. Dincic ; Milan Ž. Tancic ; Zoran Stamenkovic</i>	
QUADRUPLE VOLTAGE MIXED QUENCHING AND ACTIVE RESETTING CIRCUIT IN 150 NM CMOS FOR AN EXTERNAL SPAD	30
<i>Alija Dervic ; Bernhard Goll ; Horst Zimmermann</i>	
A TEMPERATURE COMPENSATED MOSFET-C BAND-PASS FILTER IN 0.35 UM CMOS TECHNOLOGY	35
<i>Brkic Miodrag ; Jelena Radic ; Kristina Nikolic ; Mirjana Damjanovic</i>	
MERGING REDUNDANT CRYSTAL OSCILLATORS INTO A FAULT-TOLERANT CLOCK	40
<i>Wolfgang Duer ; Andreas Steininger</i>	
ON THE TEST OF SINGLE VIA RELATED DEFECTS IN DIGITAL VLSI DESIGNS	46
<i>Nunzio Mirabella ; Maurizio Ricci ; Michelangelo Grosso</i>	
A DYNAMIC HARDWARE REDUNDANCY MECHANISM FOR THE IN-FIELD FAULT DETECTION IN CORES OF GPGPUS	52
<i>Josie E. Rodriguez Condia ; Pierpaolo Narducci ; M. Sonza Reorda ; L. Sterpone</i>	
APPLICATIVE SYSTEM LEVEL TEST INTRODUCTION TO INCREASE CONFIDENCE ON SCREENING QUALITY	58
<i>P. Bernardi ; M. Restifo ; M. Sonza Reorda ; D. Appello ; C. Bertani ; D. Petrali</i>	
CAPACITIVE-SENSING MODULE WITH DYNAMIC GESTURE RECOGNITION FOR AUTOMOTIVE APPLICATIONS	64
<i>Juan Borrego-Carazo ; David Castells-Rufas ; Jordi Carrabina ; Ernesto Biempica</i>	
DIBA: N-DIMENSIONAL BITSlice ARCHITECTURE FOR LSTM IMPLEMENTATION	70
<i>Mahboobe Sadeghipour Roodsari ; Mohamad Ali Saber ; Zainalabedin Navabi</i>	
KL-CUTS INFLUENCE ON OPTIMIZATION OF POLYMORPHIC CIRCUITS BASED ON PAIG REWRITING	76
<i>Adam Crha ; Václav Šimek ; Richard Ružicka</i>	
POWER CONSUMPTION ANALYSIS OF NEW GENERATION OF POLYMORPHIC GATES	82
<i>Jan Nevorál ; Václav Šimek ; Richard Ružicka</i>	
SENSITIVITY ANALYSIS AND COMPRESSION OPPORTUNITIES IN DNNs USING WEIGHT SHARING	88
<i>Etienne Dupuis ; David Novo ; Ian O'Connor ; Alberto Bosio</i>	
AN OVERVIEW OF OXIDE MATERIALS FOR GAS SENSORS	94
<i>Maria Vesna Nikolic</i>	
MONT-BLANC 2020: SIMULATION EFFORTS TOWARDS EXASCALE HIGH PERFORMANCE COMPUTING : EMBEDDED TUTORIAL ON "DDECS-2020"	98
<i>Alejandro Nocua ; Said Derradji ; Gregory Vaumourin ; Pierre-Axel Lagadec ; Zoltan Menyhart</i>	
AUTOMATIC DESIGN OF RELIABLE SYSTEMS BASED ON THE MULTIPLE-CHOICE KNAPSACK PROBLEM	100
<i>Jakub Lojda ; Jakub Podivinsky ; Ondrej Cekan ; Richard Panek ; Martin Krca ; Zdenek Kotasek</i>	
AUTOMATICALLY GENERATED NONLINEAR ANALOG CIRCUIT MODELS ENCLOSING VARIATIONS WITH INTERVALS AND AFFINE FORMS FOR REACHABILITY ANALYSIS	104
<i>Malgorzata Rechmal-Lesse ; Gerald Alexander Koroa ; Yerima Gunawan Adhisantoso ; Markus Olbrich</i>	

CHARACTERIZATION OF PRINTED HUMIDITY SENSOR BASED ON NANOPARTICLE COPPER OXIDE	108
<i>C. Žlebic ; Lj. Živanov ; N. Blaž ; M. Kistic ; M. Lukovic</i>	
CROSS LAYER FAULT SIMULATIONS FOR ANALYZING THE ROBUSTNESS OF RTL DESIGNS IN AIRBORNE SYSTEMS	112
<i>Julie Roux ; Vincent Berouille ; Katell Morin-Allory ; Régis Leveugle ; Lilian Bossuet ; Frédéric Cézilly ; Frédéric Berthoz ; Gilles Génévrier ; François Cerisier</i>	
DYNAMIC PROPERTIES OF ULTRA LOW-VOLTAGE RAIL-TO-RAIL COMPARATOR DESIGNED IN 130 NM CMOS TECHNOLOGY	116
<i>Lukas Nagy ; Daniel Arbet ; Martin Kovac ; Miroslav Potočný ; Michal Sovcik ; Viera Stopjakova</i>	
IOT BASED OCCUPANCY DETECTION SYSTEM WITH DATA STREAM PROCESSING AND ARTIFICIAL NEURAL NETWORKS	120
<i>Dušan Markovic ; Dejan Vujcic ; Zoran Stamenkovic ; Siniša Randić</i>	
NOVEL DUMMY ROUNDS SCHEMES AS A DPA COUNTERMEASURE IN PRESENT CIPHER	124
<i>Petr Moucha ; Stanislav Jerábek ; Martin Novotný</i>	
ON THE POLE-PLACEMENT TECHNIQUE FOR THE DESIGN OF A DC-DC BUCK CONVERTER DISCRETE PID CONTROL	128
<i>Vasilica-Daniela Andries ; Liviu Goras ; Emilian David ; Andi Buzo ; Georg Pelz</i>	
RECONFIGURATION OF EMBEDDED ACCELERATORS BY MICROPROGRAMMING FOR INTENSIVE LOOP COMPUTATIONS	132
<i>Saba Yousefzadeh ; Katayoon Basharkhah ; Nooshin Nosrati ; Maryam Rajabalipanah ; Seyede Maryam Ghasemi ; Zainalabedin Navabi</i>	
SCHEDULING OF DISTRIBUTED APPLICATIONS IN HHPCAAS CLOUDS FOR INTERNET OF THINGS	136
<i>Stanislaw Deniziak ; Slawomir Bak</i>	
SHILA: SYNTHESIZING HIGH-LEVEL ASSERTIONS FOR HIGH-SPEED VALIDATION OF HIGH-LEVEL DESIGNS	140
<i>Mohammad Riazati ; Masoud Daneshtalab ; Mikael Sjödin ; Björn Lisper</i>	
SYNTHESIS OF SELF-ADAPTABLE SOFTWARE FOR MULTICORE EMBEDDED SYSTEMS	144
<i>Stanislaw Deniziak ; Leszek Ciopinski</i>	
CMOS DIFFERENTIAL AMPLIFIER AS A PHYSICALLY UNCLONABLE FUNCTION	148
<i>Szymon Reszewicz ; Krzysztof Siwiec ; Witold. A. Pleskacz</i>	
RESISTIVE SWITCHING AND SYNAPTIC BEHAVIOR IN ZIRCONIUM DOPED THIN FILM METAL-OXIDE-METAL DEVICES	152
<i>Dajana Milicevic ; Kristina Nikolic ; Jelena Vukmirovic ; Nataša Samardžic ; Vladimir V. Srdic ; Goran Stojanovic</i>	
USING CONTROL LOGIC DRIVERS FOR AUTOMATED GENERATION OF SYSTEM-LEVEL PORTABLE MODELS	156
<i>Petr Bardonek ; Marcela Zachariášová</i>	
A TUNABLE BANDWIDTH 6TH-ORDER ACTIVE LOW-PASS FILTER IN 0.18 UM CMOS TECHNOLOGY	160
<i>Kristina Nikolic ; Jelena Radic</i>	
Author Index	