2020 IEEE Latin-American Test Symposium (LATS 2020)

Maceio, Brazil **30 March – 2 April 2020**



IEEE Catalog Number: CFP20LAT-POD **ISBN:**

978-1-7281-8732-7

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

CFP20LAT-POD
978-1-7281-8732-7
978-1-7281-8731-0
2373-0862

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com





TECHNICAL PROGRAM

Opening Session (Message from the Organizing Committee)

General Chairs:

Letícia Maria Bolzani Poehls – Pontifical Catholic University of Rio Grande do Sul (PUCRS), Brazil Yervant Zorian – Synopsys, USA

Program Chairs:

Victor Champac – INAOE, Mexico Tiago Balen – Federal University of Rio Grande do Sul - UFRGS, Brazil

Session 1: Application of Machine Learning Techniques for Testing

Wafer-Level Die Re-Test Success Prediction Using Machine Learning......1 Hardi Selg, Maksim Jenihhin and Peeter Ellervee

Implementing indirect test of RF circuits without compromising test quality: a practical case study.........7

Hassan El Badawi, Florence Azais, Serge Bernard, Mariane Comte, Vincent Kerzerho, Francois Lefevre and Ingrid Gorenflot

Soft error reliability predictor based on a Deep Feedforward Neural Network......13 David Ruíz Falcó, Alejandro Serrano-Cases, Antonio Martínez-Álvarez and Sergio Cuenca-Asensi

Session 2: Methods and tools for power electronic devices and capacitor testing

Towards Vehicle-Level Simulator Aided Failure Mode, Effect, and Diagnostic Analysis of Automotive Power Electronics Items.........18 Jacopo Sini, Marco D'Auria and Massimo Violante

Testing Heatsink Faults in Power Transistors by means of Thermal Model.......24 Davide Piumatti, Matteo Vincenzo Quitadamo, Matteo Sonza Reorda and Franco Fiori

A Test Architecture and VIE to Characterize Dielectric Absorption in Small Capacitors.......30 Carlos Bernal, Manuel Jimenez, Chris Aquino and Raul Cedres



Session 3: Fault Tolerance in Microprocessors, MPSoCs and GPUs

An Experimental Comparison of Fault Injection Tools for Microprocessorbased Systems........35

Alexander Aponte-Moreno, Jose Isaza-Gonzalez, Alejandro Serrano-Cases, Antonio Martínez-Álvarez, Sergio Cuenca-Asensi and Felipe Restrepo-Calle

Evaluating Software-based Hardening Techniques for General Purpose Registers on a GPGPU.......41

Marcio Gonçalves, José Rodrigo Azambuja, Josie Rodriguez, Matteo Sonza Reorda and Luca Sterpone

Optimizing RISC-V ISA Usage by Sharing Coprocessors on MPSoC.......47 Pedro Lima, Caio Vieira, Jorge Reis, Alexandre Almeida, Jarbas Silveira and César Marcon

Session 4: Self-healing and Self-reconfiguring Fault Tolerant Systems

Parametric faults detection and concealment on imager with FPGA implementation.........58

Ghislain Takam Tchendjou and Emmanuel Simeu

Session 5: Fault Tolerance and At-speed testing of Applied Systems

At Speed Testing Challenges and Solutions for 56Gbps and 112Gbps PAM4 SerDes......71 Salem Abdennadher, Kyle Tripician and Senthil Singaravelu

Session 6: Radiation experiments - results and instrumentation circuitry

Israel Da Costa Lopes, Vincent Pouget, Frederic Wrobel, Frederic Saigne, Antoine Touboul and Ketil Roed



Session 7: Radiation and Soft Errors in FinFET-based Memory and Logic Circuits

Thiago Santos Copetti, Guilherme Cardoso Medeiros, Mottaqiallah Taouil, Said Hamdioui, Letícia Maria Bolzani Poehls and Tiago Roberto Balen

Soft Error Reliability of SRAM Cells during the three operation states.......94 *Cleiton M. Marques, Paulo F. Butzen and Cristina Meinhardt*

Work-Function Fluctuation Impact on the SET Response of FinFET-based Majority Voters........100

Leonardo Brendler, Alexandra Zimpeck, Cristina Meinhardt and Ricardo Reis

Session 8: Memory Test and Reliability

Zahira Perez, Javier Mesalles, Hector Villacorta, Fabian Vargas and Victor Champac

Evaluating the Code Encryption Effects on Memory Fault Resilience.......112 *Nikolaos Deligiannis, Matteo Sonza Reorda, Riccardo Cantoro, Emanuele Valea and Marcello Traiola*

MMS: A Software for Error Monitoring in Memories Protected by ECC.......118 Moabe Domingos, George Harinson Castro, Jarbas Silveira, Felipe Silva, Michelly Pereira and Pedro Lima

Embedded Tutorial 2

Circuit Level Design Methods to Mitigate Soft Errors......124 Ricardo Reis – UFRGS, Brazil

Session 9: Software Test, Reliability and Security

Mutation Operators for Concurrent Programs in Elixir......127 Matheus Deon Bordignon and Rodolfo A. Silva

Resistance of the Montgomery kP Algorithm against Simple SCA: Theory and Practice.......133 Ievgen Kabin, Zoya Dyka, Marcin Jaroslaw Aftowicz, Dan Klann and Peter Langendoerfer

Master and PhD Contests