

# **2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2020)**

**Kokubunji, Japan  
15 – 17 April 2020**



**IEEE Catalog Number: CFP20COL-POD  
ISBN: 978-1-7281-6348-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20COL-POD
ISBN (Print-On-Demand):	978-1-7281-6348-2
ISBN (Online):	978-1-7281-6347-5
ISSN:	2167-9657

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>MESSAGE FROM THE STEERING COMMITTEE CHAIR</b> .....	I
<b>MESSAGE FROM THE ORGANIZING COMMITTEE CHAIR</b> .....	II
<b>MESSAGE FROM THE PROGRAM COMMITTEE CHAIRS</b> .....	IV
<b>LIST OF THE COMMITTEES MEMBERS</b> .....	VI
<b>FINAL PROGRAM</b> .....	X
<b>SPECIAL SESSION SPEAKER'S BIOGRAPHY</b> .....	XVII
<b>KEYNOTE &amp; INVITED SPEAKER'S BIOGRAPHY</b> .....	XIX
<b>SUPPORTING ORGANIZATION LIST</b> .....	XXV
<b>A RISC-V PROCESSOR WITH AN INTER-CHIPLET WIRELESS COMMUNICATION INTERFACE FOR SHAPE-CHANGEABLE COMPUTERS</b> .....	1
<i>Junichiro Kadomoto ; Hidetsugu Irie ; Shuichi Sakai</i>	
<b>SPACE RESPONSIVE MULTITHREADED PROCESSOR (SRMTP) FOR SPACECRAFT CONTROL</b> .....	4
<i>Shota Nakabeppu ; Yosuke Ide ; Masahiko Takahashi ; Yuta Tsukahara ; Hiromi Suzuki ; Haruki Shishido ; Nobuyuki Yamasaki</i>	
<b>MMT-BASED MULTI-CHANNEL VIDEO TRANSMISSION SYSTEM WITH SYNCHRONOUS PROCESSING ARCHITECTURE</b> .....	7
<i>Yasuhiro Mochida ; Takahiro Yamaguchi ; Ken Nakamura</i>	
<b>USER INSENSIBLE SLIDING FIRMWARE UPDATE TECHNIQUE FOR FLASH-AREA/TIME- COST REDUCTION TOWARD LOW-POWER EMBEDDED SOFTWARE REPLACEMENT</b> .....	10
<i>Jisu Kwon ; Moon Gi Seok ; Daejin Park</i>	
<b>XWATTPILOT: A FULL-STACK CLOUD SYSTEM ENABLING AGILE DEVELOPMENT OF TRANSPRECISION SOFTWARE FOR LOW-POWER SOCS</b> .....	13
<i>Dionysios Diamantopoulos ; Florian Scheidegger ; Stefan Mach ; Fabian Schuiki ; Germain Haugou ; Michael Schaffner ; Frank K. Gürkaynak ; Christoph Hagleitner ; A. Cristiano I. Malossi ; Luca Benini</i>	
<b>A 0.4-0.9V, 2.87PJ/CYCLE NEAR-THRESHOLD ARM CORTEX-M3 CPU WITH IN-SITU MONITORING AND ADAPTIVE-LOGIC SCAN</b> .....	16
<i>Markus Hienkari ; Navneet Gupta ; Jukka Teittinen ; Jesse Simonsson ; Matthew Turnquist ; Jonas Eriksson ; Risto Anttila ; Ohto Myllynen ; Hannu Rämäkkö ; Sofia Mäkikyrö ; Lauri Koskinen</i>	
<b>A 0.55V 6.3UW/MHZ ARM CORTEX-M4 MCU WITH ADAPTIVE REVERSE BODY BIAS AND SINGLE RAIL SRAM</b> .....	19
<i>Dennis Walter ; André Scharfe ; Alexander Oefelein ; Florian Schraut ; Heiner Bauer ; Farkas Csaszar ; Robert Niebsch ; Jörg Schreiter ; Holger Eisenreich ; Sebastian Höppner</i>	
<b>TILEABLE MONOLITHIC RERAM MEMORY DESIGN</b> .....	22
<i>Meenatchi Jagasivamani ; Candace Walden ; Devesh Singh ; Luyi Kang ; Mehdi Asnaashari ; Sylvain Dubois ; Bruce Jacob ; Donald Yeung</i>	
<b>ENERGY-EFFICIENT DESIGN OF AN STT-RAM-BASED HYBRID CACHE ARCHITECTURE</b> .....	25
<i>Masayuki Sato ; Xue Hao ; Kazuhiko Komatsu ; Hiroaki Kobayashi</i>	
<b>A NOVEL IN-DRAM ACCELERATOR ARCHITECTURE FOR BINARY NEURAL NETWORK</b> .....	28
<i>Haerang Choi ; Yosep Lee ; Jae-Joon Kim ; Sungjoo Yoo</i>	
<b>NON-VOLATILE COARSE GRAINED RECONFIGURABLE ARRAY ENABLING TWO-STEP STORE CONTROL FOR ENERGY MINIMIZATION</b> .....	31
<i>Kimiyoshi Usami ; Sosuke Akiba ; Hideharu Amano ; Takeharu Ikezoe ; Keizo Hiraga ; Kenta Suzuki ; Yasuo Kanda</i>	
<b>AN AREA-EFFICIENT IMPLEMENTATION OF RECURRENT NEURAL NETWORK CORE FOR UNSUPERVISED ANOMALY DETECTION</b> .....	34
<i>Takuya Sakuma ; Hiroki Matsutani</i>	
<b>Author Index</b>	