2020 IEEE 3rd Conference on PhD Research in Microelectronics and Electronics in Latin America (PRIME-LA 2020)

San Jose, Costa Rica 25-28 February 2020



IEEE Catalog Number: CFP20K02-POD ISBN:

978-1-7281-3147-4

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20K02-POD

 ISBN (Print-On-Demand):
 978-1-7281-3147-4

 ISBN (Online):
 978-1-7281-3146-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

PRIME-1	Carlos Salazar-García, Jefferson González-Gómez, Kaleb Alfaro-Badilla, Ronny García-Ramírez, Renato Rimolo- Donadio, Christos Strydis, and Alfonso Chacon-Rodriguez. PlasticNet: A Low Latency Flexible Network Architecture for Interconnected Multi-FPGA Systems.	1
PRIME-2	Maximiliano Chiossi and Matías Miguez. Low-Power Activity Recognition from Triaxial Accelerometer Data.	5
PRIME-3	William Teles Medeiros, Hamilton Klimach, and Sergio Bampi. Ultra-Low Power Relaxation Oscillation Survey: Design Trends and Challenges.	9
PRIME-4	Ronny García-Ramírez, Alfonso Chacon-Rodriguez, Christos Strydis, and Renato Rimolo-Donadio. Pre-Synthesis Evaluation of Digital Bus Micro-Architectures.	13
PRIME-5	Roberto Molina-Robles, Edgar Solera-Bolaños, Ronny García-Ramírez, Alfonso Chacon-Rodriguez, Alfredo Arnaud, and Renato Rimolo-Donadio. A Compact Functional Verification Flow for a RISC-V 32I Based Core.	17