

2019 IEEE Asian Solid-State Circuits Conference (A-SSCC 2019)

**Macao
4 – 6 November 2019**



**IEEE Catalog Number: CFP19SSC-POD
ISBN: 978-1-7281-5107-6**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19SSC-POD
ISBN (Print-On-Demand):	978-1-7281-5107-6
ISBN (Online):	978-1-7281-5106-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



Table of Content



P 1

Plenary Session 1

- 1-1** **What are the driving forces of DRAM?**
Yiming hu
ChangXin Memory Technologies, China1
- 1-2** **Memory Centric Computing, The Foundation of Next Smart Society**
yoWon Jin
DRAM Development & Business, SK hynix, Korea5

Industry 2

High Performance echnologies for Industrial Applications

- 2-1 (7025)** **A 45nm 76-81GHz CMOS Radar Receiver for Automotive Applications**
Debapriya Sahu⁴, Rittu Sachdev-Singh⁴, Harikrishna Parthasarathy⁴, Rohit Chatterjee⁴, Brian Ginsburg³, Daniel Breen³, Arun Bhatia³, Sudhir Polarouthu², Simal Edayath⁴, Bhupendra Sharma⁴, Meghna Agarwal⁴, Arthik Subbura⁴, Anan Prasad¹, Shankar Ram⁴, Cathy Chi³, Ross Gulak³, Saiy Rental³, Neera Nayak³
¹*Analog Devices, India*
²*Intel Technology, India*
³*Texas Instruments, United States*
⁴*Texas Instruments India Pvt. Ltd., India*9
- 2-2 (7052)** **An Untrimmed PVT-Robust 12-bit 1-MS/s SAR ADC IP in 55nm Deeply Depleted Channel CMOS Process**
Yingyun Hua², Loic Ahnd¹, Jian Deng¹, David Ruffieux¹, Gomal Badami¹, Themis Mavrogordatos¹, Yoshihiko Matsuo³, Stephane Emery¹
¹*CSEM, Switzerland*
²*Formerly with CSEM, Switzerland*
³*Mie Fujitsu Semiconductor Limited, Japan*13
- 2-3 (7035)** **A Cost Effective Test Screening Circuit for embedded SRAM with Resume Standby on 110-nm SoC/MCU**
Yoshisato Yokoyama, Kenji Ito, Tomohiro Miura, Yukari Ouchi, Daisuke Nakamura, Jiro Ishikawa, Shunya Nagata, Yoshiki Susuhashi and Yuichiro Ishii
Renesas Electronics Corporation, Tokyo, Japan17
- 2-4 (7094)** **A 2.666GT/s 128GB/s 14nm Memory I/O with Jitter and Crosstalk Cancellation**
Harry Mulono, Cathy Peng, Linda Sun, Isaac Abraham, Charlie Lin, Yanjie Hu, Chunrong Song
Intel Corporation, Santa Clara, United States21

ETA+MEM 3

Secure and Smart Computing Systems

- 3-1 (7037)** **A Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices**
Takumi Miki², Makoto Nagata², Hiroki Sonoda², Noriyuki Miura², Takahisa Okidono¹, Yuuki Araga³, Naoya Watanabe³, Haruo Shimamoto³, Tatsuya Ikuchi³
¹*ECSEC, Japan*
²*Kobe University, Japan*
³*National Institute of Advanced Industrial Science and Technology, Japan*25

3-2 (7135)	A 28nm 512Kb adjacent 2T2R RRAM PUF with interleaved cell mirroring and self-adaptive splitting for extremely low bit error rate of cryptographic key Jiaoyong Yue ¹ , Jianguo Yang ² , Yueunhang ^{1, 3} , Mingyu Wang ¹ , Hangbing Lv ² , Jiaoyang Peng ¹ , Ming Liu ² ¹ Fudan University, China ² Chinese Academy of Sciences, China ³ Ningbo University, Ningbo, China.	29
3-3 (7172)	A 0.5V Real-Time Computational CMOS Image Sensor with Programmable Kernel for Always-On Feature Extraction Yu-Hsiang Hsu, Yen-ai Chen, Ai-Hsing Wen, Wei-Chen Wei, Yi-Ren Chen, Fu-Chun Chang, Ren-Shuo Liu, Chung-Chuan Lo, Chia-Iong Chang, Meng-Fan Chang, and Chih-Cheng Hsieh National Tsing Hua University, Taiwan	33
3-4 (7090)	A 16K SRAM-Based Mixed-Signal In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC Hyunoon Lim, Jian Chen, and Bongin Lim Nanyang Technological University, Singapore	35

ACS 4

Power Management Techniques

4-1 (7176)	A 69.3% Efficiency, 6.78-MHz Wireless Power Delivery System with 0X/1X Regulating Rectifier and Reconfigurable Power Amplifier Jonathan Fuh, Fu-Bin Yang, and Po-Hung Chen, National Chiao Tung University, Taiwan	37
4-2 (7189)	An 80mA Capacitor-Less LDO with 6.5µA Quiescent Current and No Frequency Compensation Using Adaptive-Deadzone Ring Amplifier Bohui Zhao ² , Praveen Kumar Venkatachala ² , Yang Wu ⁴ , Ahmed Elshater ² , Calvin Lee ² , Spencer Leuenberger ³ , Adeer Ahmad Khan ¹ , Un-ju Moon ² ¹ Indian Institute of Technology Madras, India ² Oregon State University, United States ³ Skyworks Solutions Inc., United States ⁴ Texas Instruments, United States	39
4-3 (7082)	A DCM ZVS Class-D Power Amplifier for Wireless Power Transfer Applications Yinyuan He ¹ , Lin Cheng ² and Wing-Hung Ip ¹ ¹ Hong Kong University of Science and Technology, Hong Kong ² University of Science and Technology of China, China	43
4-4 (7012)	Time-Based Digital LDO Regulator with Fractionally Controlled Power Transistor Strength and Fast Transient Response Jin-yeon Jeong, Min-yeon Jeong, and Jeongpyo Park, and Changsik Yoo Hanyang University, Korea	45
4-5 (7087)	A Single-Inductor Triple-Output Converter with an Automatic Detection of DC or AC Energy Harvesting Source for Supplying 93% Efficiency and 0.05mV/mA Cross Regulation to Wearable Electronics Nagata Aki, Shao-ji Chen ¹ , Li-Cheng Chu ¹ , Che-Horng Chen ¹ , Ying-Hsi Lin ² , Shian-Ru Lin ² , Sung-Yen Saito ¹ ¹ National Chiao Tung University, Taiwan ² Realtek Semiconductor Corp., Taiwan	49

SOC 5

Low Power Deep Learning Processor

- 5-1 (7062) A 0.7mm² 8.54mW FocusNet Display LSI for Power Reduction on OLED Smart-phones**
su-Ming Liu, Chang-Hung Tsai, Shawn Shih, Chih-ai Chang, Jia-Ying Lin, Wayne Hsieh, Yung-Chang Chang, and Chi-Cheng Ju
MediaTek Inc. Taiwan53
- 5-2 (7033) A 47.4μJ/epoch Trainable Deep Convolutional Neural Network Accelerator for In-Situ Personalization on Smart Devices**
Seungkyu Choi, Jaehyeong Sim, Myeonggu Kang, Yeongjae Choi, Hyeonuk Kim, and Lee-Sup Kim
KAIST, Korea57
- 5-3 (7074) A Sparse-Adaptive CNN Processor with Area/Performance balanced N-Way Set-Associate PE Arrays Assisted by a Collision-Aware Scheduler**
Jie Yuan¹, Jingyu Wang¹, Yixiong Yang¹, Jinshan Yue¹, Hibo Wang¹, Xiaoyu Feng¹, Yanhi Wang²,
Wei Li¹, Hua hong Yang¹, Yongpan Liu¹
¹*Tsinghua University, China*
²*Northeastern University, United States*61
- 5-4 (7179) A 2.25 TOPS/W Fully-Integrated Deep CNN Learning Processor with On-Chip Training**
Cheng-Hsun Lu, Yi-Chung Wu, and Chia-Hsiang Yang
National Taiwan University, Taiwan65

RF 6

RF mm-Wave Front-End Circuits and Clock Generator

- 6-1 (7178) A Ka-Band CMOS Phase-Inverting Amplifier with 0.6 dB Gain Error and 2.5° Phase Error**
Chenyu Gu, Dixian Hao
Southeast University, China69
- 6-2 (7054) A High-Performance Low Complexity All-Digital Fractional Clock Multiplier**
Nahla El-Abou-El-Heir¹, Ralph D. Mason², Ming Li³, M.C.E. Yagoub⁴
¹*University of Ottawa, Canada*
²*Carleton University, Ottawa, Canada*73
- 6-3 (7131) A DC-43.5 GHz CMOS Switched-Type Attenuator with Capacitive Compensation Technique**
Peng Gu and Dixian Hao
Southeast University, China77
- 6-4 (7111) A 28-GHz Compact SPDT Switch Using LC-Based Spiral Transmission Lines in 65-nm CMOS**
Yiangyu Meng¹, Jienpeng Heng¹, Jiaji Hang¹ and Patrick Yue²
¹*Sun Yat-sen University, China*
²*Hong Kong University of Science and Technology, China*79

6-5 (7132)	A 20-GHz Ultra-Low-Power LNA Using gm-Boosted and Current-Reuse Techniques in 65-nm CMOS for Satellite Communication Terminals	
	Jia un hang and Dixian hao	
	<i>Southeast University, China</i>	81

WLN 7

Advanced Clock Generators

7-1 (7092)	A 4-GHz Sub-harmonically Injection-Locked Phase-Locked Loop with Self-Calibrated Injection Timing and Pulsewidth	
	uefan Jin, Dong-Seok ang, Young un o, ee-Won won, and Jung-Hoon Chun	
	<i>Sungkyunkwan University, South Korea</i>	83
7-2 (7104)	A 9.4MHz-to-2.4GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for Multi-Standard Applications in 7nm FinFET CMOS Technology	
	Sangdon Jung, Jaehong Jung, Byungki Han, Seunghyun Oh, and Jongwoo Lee	
	<i>Samsung Electronics, Korea</i>	87
7-3 (7153)	A 2.4-GHz 500-μW 370-fsrms Integrated Jitter Sub- Sampling Sub-Harmonically Injection-Locked PLL in 90-nm CMOS	
	Chun-Yu Lin, Yu- ing Hung, and sung-Hsien Lin	
	<i>National Taiwan University, Taiwan</i>	91
7-4 (7002)	A Sub-Sampling PLL with Robust Operation under Supply Interference and Short Re-Locking Time	
	Yuan Cheng ian, Yen-Yu Chao, and Shen-Iuan Liu	
	<i>National Taiwan University, Taiwan</i>	95

PD 8

Panel Discussion

Are Analog and Mixed Mode Circuits the future solution of AI SoCs?

P 9

Panel Session 2

9-1	AI and IoT for Social Value Creation	
	Yasunori Mochi uki	
	<i>NEC Corporation, Japan</i>	99
9-2	Millimeter-Wave System-on-Chip Applications from Space Explorations to Contactless Connectivity	
	Mau-Chung Frank Chang	
	<i>National Chiao Tung University, Taiwan</i>	103

ACD+DC 10

Sensor Interfaces and Data Converters

- 10-1 (7064) An Energy-Efficient BJT-Based Temperature-to- Digital Converter with $\pm 0.13^{\circ}\text{C}$ (3σ) Inaccuracy from -40 to 125°C**
Rushil . umar, Hui Jiang, and ofi A. A. Makinwa
Delft University of Technology, The Netherlands107
- 10-2 (7085) A 16.1-b ENOB 0.064mm² Compact Highly-Digital Closed-Loop Single-VCO-based 1-1 SMASH Resistance-to-Digital Converter in 180nm CMOS**
Elisa Sacco¹, Johan ergauwen² and eorges ielen¹
¹*Katholieke Universiteit Leuven, Belgium*
²*Melexis Technologies, Belgium*109
- 10-3 (7089) A Low-Noise Sub-Bandgap Reference with a $\pm 0.64\%$ Untrimmed Precision in 16nm FinFET**
Matthias Eberlein¹, Harald Pretl²
¹*Intel Germany, Germany*
²*Intel Austria, Austria*113
- 10-4 (7005) A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS**
Biao Wang¹, Sai-Weng Sin¹, Seng-Pan U¹, Franco Maloberti³, R. P. Martins²
¹*University of Macau, Macau*
²*University of Macau / Universidade de Lisboa, Macau*
³*University of Pavia, Italy*117
- 10-5 (7134) A Multi-Slice VCO-based Quantizer for On-Chip Power Supply Noise Analysis Achieving 0.11 (mV)²/sqrt(MHz) Noise Floor**
Pengfei hai, iong hou, Yan Cai, heng hu, Fan hang, ixiao Lin, iang Li
University of Electronic Science and Technology of China, China121
- 10-6 (7086) A 265 μW Continuous-Time 1-2 MASH ADC Achieving 100.6 dB SNDR in a 24 kHz Bandwidth**
Su ith Billa, Suhas Dixit and Shanthi Pavan
Indian Institute of Technology Madras, India123

DCS 11

Advanced Energy-efficient Digital Circuits

- 11-1 (7116) Drop-In Energy-Performance Range Extension in Microcontrollers Beyond VDD Scaling**
Saurabh Jain, Longyang Lin, Massimo Alioto
National University of Singapore Singapore125
- 11-2 (7041) A 28nm fully digital voltage monitor with 16.5 $\mu\text{V}/^{\circ}\text{C}$ accuracy and 0.8mV quantized error from -40 to 160°C for ISO26262 ASIL-D capable MCU**
oshifumi Uemura, Yuko ita i, a uki Fukuoka
Renesas Electronics Corpora, Japan129

11-3 (7163)	HyCUBE: A 0.9V 26.4 MOPS/mW, 290 pJ/op, Power Efficient Accelerator for IoT Applications Bo Wang, Manu arunarathne, Aditi ulkarni, ulika Mitra, Li-Shiuan Peh <i>National University of Singapore, Singapore</i>133
11-4 (7023)	A 54% Power-Saving Static Fully-Interruptible Single- Phase-Clocked Shared-Keeper Flip-Flop in 14nm CMOS Amit Agarwal, Steven Hsu, Monodeep ar, Mark Anders, Himanshu aul, Raghavan umar, ikram Suresh, Sanu Mathew, Ram rishnamurthy, ivek De <i>Intel Corporation, United States</i>137
11-5 (7113)	0.54 pJ/bit, 15Mb/s True Random Number Generator Using Probabilistic Delay Cell for Edge Computing Applications Fei Li, Ming Ming Wong, Aarthi Mani, ishnu Paramasivam, and Anh uan Do <i>Agency for Science, Technology and Research, Singapore</i>141
11-6 (7205)	A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV and SR-AM PUF for Authentication and Secret Key Generation Sai iran Cherupally ¹ , Shihui Yin ¹ , Deepak adetotad ¹ , Chisung Bae ² , Sang Joon im ² , and Jaesun Seo ¹ ¹ <i>Arizona State University, , United States</i> ² <i>Samsung Advanced Institute of Technology, Korea</i>145

RF 12

RF, mm-Wave H ransmitters and Receivers

12-1 (7119)	A Packaged Fully Digital 390GHz Harmonic Outphasing Transmitter in 28nm CMOS Alexander Standaert, Patrick Reynaert <i>Katholieke Universiteit Leuven, Belgium</i>149
12-2 (7020)	A Fully Integrated 27.5-30.5 GHz 8-Element Phased-Array Transmit Front-end Module in 65nm CMOS An an Li ¹ , Yingtao Ding ¹ , ipeng Chen ² , Wei Wang ² , Si ia Jiang ² , Shiyun Sun ¹ , himing Chen ¹ , and Baoyong Chi ² ¹ <i>Beijing Institute of Technology, China</i> ² <i>Tsinghua University, China</i>153
12-3 (7199)	A 2Mbps sub-100μW Crystal-less RF Transmitter with Energy Harvesting for MultiChannel Neural Signal Acquisition Heng Huang, Milin hang, uolin Li, hihua Wang <i>Tsinghua University, China</i>157
12-4 (7031)	Direct-Conversion Receiver Front-End for 180 GHz with 80 GHz Bandwidth in 130 nm SiGe Paul St rke, Andres Seidel, Corrado Carta, Frank Ellinger <i>Technische Universität Dresden, Germany</i>161
12-5 (7070)	A Blocker-Tolerant Direct Sampling Receiver for Wireless Multi- Channel Communication in 14nm FinFET CMOS Barosaim Sung, Chilun Lo, Jaehoon Lee, Sangdon Jung, Seung in im, Jaehong Jung, Seungyong Bae, Youngsea Cho, Yong Lim, Dooseok Choi, Myeongcheol Shin, Soonwoo Choi, Byungki Han, Seunghyun Oh and Jongwoo Lee <i>Samsung Electronics, Korea</i>165

12-6 (7109)	A Sub-0.6V, 330 μW, 0.15 mm² Receiver Front-End for Bluetooth Low Energy (BLE) in 22 nm FD-SOI with Zero External Components Ehsan Argaran ¹ , Carl Bryant ² , Danilo Manstretta ¹ , Jon Strange ¹ , Rinaldo Castello ¹ ¹ University of Pavia, Italy ² MediaTek, Kent, United Kingdom169
----------------------	---

ETA 13

Energy-Aware Circuits Systems

13-1 (7166)	A 4-Mbps 41-pJ/bit On-off Keying Transceiver for Body-channel Communication with Enhanced Auto Loss Compensation Technique Jian hao ¹ , Jingna Mao ³ , Wenyu Sun ² , Yuxuan Huang ² , Yixiong Yang ² , Hua hong Yang ² and Yongpan Liu ² ¹ Shanghai Jiao Tong University, China ² Tsinghua University, China ³ Chinese Academy of Science, China173
13-2 (7193)	A battery-less 31 mW HBC receiver with RF energy harvester for implantable devices Jihee Lee, Jaeun Jang, Jaehyuk Lee, and Hoi-Jun Yoo KAIST, Korea177
13-3 (7154)	A Piezoelectric Energy Harvesting Interface for Irregular High Voltage Input with Partial Electric Charge Extraction with 3.9\times Extraction Improvement Muhammad Bilawal Khan, Hassan Saif, and Yoonmyung Lee Sungkyunkwan University, Korea181
13-4 (7061)	A 100-pA Adaptive-FOCV MPPT Circuit with >99.6% Tracking Efficiency for Indoor Light Energy Harvesting Peng-Chang Huang and Ai-Haur Luo National Cheng Kung University, Taiwan185

DC 14

ADC Techniques

14-1 (7133)	A Single-Supply Buffer-Embedding SAR ADC with Skip-Reset having Inherent Chopping Capability Min-Jae Seo ¹ , Dong-Hwan Jin ¹ , Ye-Dam Lim ¹ , Jong-Pal Lim ² , Dong-Jin Chang ¹ , Won-Mook Lim ¹ , Jae-Hyun Chung ¹ , Chang-Un Park ¹ , Eun-Ji An ¹ and Seung-ak Ryu ¹ ¹ KAIST, Korea ² Samsung Advanced Institute of Technology, Korea189
14-2 (7055)	A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration Harald Arvik ² , Carsten Wulff ¹ and Ronnd Ytterdal ² ¹ Nordic Semiconductor, Trondheim, Norway ² Norwegian University of Science and Technology, Norway193
14-3 (7128)	A Digitally-Calibrated 70.98dB-SNDR 625kHz-Bandwidth Temperature-Tolerant 2nd-order Noise-Shaping SAR ADC in 65nm CMOS Jae Sik Yoon, Jiyeon Hong, and Jintae Lim Konkuk University, Korea195
14-4 (7069)	8.6fJ/step VCO-Based CT 2nd-Order $\Delta\Sigma$ ADC Akshay Jayaram ² , Abhijit Das ¹ , Srinivas Arcot ² and Arindam Sanyal ² ¹ Texas Instruments, Dallas, United States ² University at Buffalo, United States197

FPGA 15

Intelligent System on FP A

- 15-1 (7206) 110.3-bits/min 8-Ch SSVEP-based Brain-Computer Interface SoC with 87.9% Accuracy**
Wooseok Byun¹, Dokyun im³, Sung Yeon im³, Ji-Hoon im²
¹Chungnam National University, Korea
²Ewha Womans University, Korea
³Seoul National University of Science and Technology, Korea201
- 15-2 (7076) FPGA-Based Sparsity-Aware CNN Accelerator for Noise-Resilient Edge-Level Image Recognition**
Seungsik Moon, Hyunhoon Lee, Younghoon Byun, Jongmin Park, Junseo Joe, Seokha Hwang, Sunggu Lee, and Young oo Lee
Pohang University of Science and Technology, Korea205
- 15-3 (7141) Flexible Low Power CNN Accelerator for Edge Computing with Weight Tuning**
Miaorong Wang, Anantha P. Chandrakasan
Massachusetts Institute of Technology, United States209
- 15-4 (7122) An Asynchronous Reconfigurable SNN Accelerator With Event-Driven Time Step Update**
Jilin hang¹, Hui Wu¹, Jinsong Wei², Shao un Wei¹, Hong Chen¹
¹Tsinghua University, China
²University of Science and Technology of China, China213

MEM 16

Intelligent Memory

- 16-1 (7160) A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors**
hixiao hang², Jia-Jing Chen³, in Si³, Yung-Ning u³, Jian-Wei Su², Wei-Hsing Huang³, Jing-Hong Wang³, Wei-Chen Wei³, Yen-Cheng Chiu³, Je-Min Hong³, Shyh-Shyuan Sheu¹, Sih-Han Li¹, Ren-Shuo Liu³, Chih-Cheng Hsieh³, ea- iong ang³, Meng-Fan Chang³
¹Industrial Technology Research Institute, Taiwan
²National Tsing Hua Univeristy / Industrial Technology Research Institute, China
³National Tsing Hua University, Taiwan217
- 16-2 (7182) A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications**
Jonathan Narinx, Robert iterman, Andrea Bonetti, Nicolas Frigerio, Cosimo Aprile, Andreas Burg, and Yusuf Leblebici
École Polytechnique Fédérale de Lausanne, Switzerland219
- 16-3 (7122) Configurable BCAM/TCAM Based on 6T SRAM Bit Cell and Enhanced Match Line Clamping**
Jongeun oo, Eunhwan im, Seunghyun Yoo, aesu im, Sung u Ryu, and Jae-Joon im
Pohang University of Science and Technology, Korea223

16-4 (7142)	Sub-ns Access Sub-mW/GHz 32 Kb SRAM with 0.45 V Cross-Point-5T Cell and Built-in Y-Line Chen-Yu He ² , Wei-Hua Chang ² , Sung-Shen Chen ¹ , Chang-Yu Chang ² , Chien-Hung Lin ² , Tatsuyuki Sato ² , Shyh-Jye Jou ² , Po-Hung Chen ² , Hung-Ming Chen ² , Bor-Doou Rong ¹ , Hiroyo Itoh ² ¹ Etron Technology Inc., Taiwan ² National Chiao Tung University, Taiwan227
----------------------	--

16-5 (7114)	Privacy-Aware Data-Lifetime Control NAND Flash System for Right to be Forgotten with In-3D Vertical Cell Processing Shun Suuki, Yoichi Moriguchi, Hikaru Watanabe, Shosuke Nakamura, Yoshiaki Deguchi, Keita Mitsuhashi and Kenji Akeuchi Chuo University, Japan231
----------------------	--

WLN17

High-speed Wireline Receiver Techniques

17-1 (7125)	A 1.64mW Differential Super Source-Follower Buffer with 9.7GHz BW and 43dB PSRR for Time-Interleaved ADC Applications in 10nm Yihak Shifman, Yoel Rupnik, Udi Irobnik, Ahmad Hairi, Yosi Sanhedrai and Ariel Cohen Intel Corporation, Israel235
----------------------	--

17-2 (7138)	A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFET Jinmin ⁵ , Lukas Muller ¹ , Danny Luu ¹ , Matthias Braendli ³ , Christian Menolfi ¹ , Pier-Anthony Francese ³ , Haoran Yueksel ⁴ , Cosimo Aprile ² , Thomas Morf ³ , Marcel Bossel ³ , Alessandro Ceverero ³ , Ilter Ozyaka ² , Hyeon-Min Bae ⁵ , Andreas Burg ² , Thomas Föllmi ¹ , Yusuf Leblebici ² ¹ Cisco Systems (Switzerland) GmbH, Switzerland ² École Polytechnique Fédérale de Lausanne, Switzerland ³ IBM Research Zurich Laboratory, Switzerland ⁴ IBM T. J. Watson Research Center, United States ⁵ KAIST, Korea239
----------------------	---

17-3 (7045)	A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Low-Power Multiphase Clock Generator Zhaohang, Guanghu, Can Wang, Li Wang and C. Patrick Yue HKUST-Qualcomm Lab, Department of Electronic and Computer Engineering Hong Kong University of Science and Technology, China.241
----------------------	---

17-4 (7024)	A Maximum-Eye-Tracking CDR with Biased Data-Level and Eye Slope Detector for Optimal Timing Adaptation Hye-Yoon Joo ^{1,2} and Deog-yoon Jeong ¹ ¹ Seoul National University, Korea ² Samsung Electronics, Korea243
----------------------	--

ACS 18

Capacitive Power Converters

18-1 (7158)	A 200-MHz Wide Input Range CMOS Passive Rectifier with Active Bias Tuning Yao-fei Li ¹ , Fangyu Mao ¹ , Pyungwoo Yeon ² , Yan Lu ¹ , Maysam Hovanloo ² , Rui P. Martins ³ ¹ University of Macau, Macau ² Georgia Institute of Technology, United States ³ University of Macau / Universidade de Lisboa, Macau245
----------------------	--

18-2 (7052)	A 7.5 - 42V Input High-VCR Monolithic DC-DC Converter Using Stacked Isolated SC Cores Elly De Pelecin and Michiel Steyaert <i>Katholieke Universiteit Leuven, Belgium</i>247
18-3 (7112)	A 918MHz Wide-Range CMOS Rectifier with Diode-Feeding and Switch-Capacitor-Based Load Modulation Technique Chen-Yi Luo, Chun-An Lu, Yu-De Liao <i>National Chiao Tung University, Taiwan</i>251
18-4 (7140)	A CMOS Switched-Capacitor Boost Mode Envelope Tracking Regulator with 4% Efficiency Improvement at 7.7dB PAPR for 20MHz LTE Envelope Tracking RF Power Amplifiers Neha Umari ¹ , Shang-Hsien Yang ¹ , De-Hong Chen ¹ , Ying-Hsi Lin ² , Shian-Ru Lin ² , Sung-Yen Tsai ² ¹ <i>National Chiao Tung University, Taiwan</i> ² <i>Realtek Semiconductor Corp, Taiwan</i>255
18-5 (7101)	A Conversion-Ratio-Insensitive High Efficiency Soft-Charging-Based SC DC-DC Boost Converter for Energy Harvesting in Miniature Sensor Systems Junyoung Park ² , Hyungmin Park ² , Seungchul Jung ¹ , Sang Joon Kim ¹ , Yoonmyung Lee ² ¹ <i>Samsung Advanced Institute of Technology, Korea</i> ² <i>Sungkyunkwan University, Suwon, Korea</i>259

SOC 19

Low Power SoC for Io

19-1 (7181)	33us, 94uJ Optimal Ate Pairing Engine on BN Curve over 254b Prime Field in 65nm CMOS FDSOI Makoto Ikeda, Tadayuki Ichihashi, Hiromitsu Awano <i>University of Tokyo, Japan</i>263
19-2 (7080)	An IoT Sensor Node SoC with Dynamic Power Scheduling for Sustainable Operation in Energy Harvesting Environment Yuji Yano ³ , Seiya Yoshida ³ , Shintaro Iwami ³ , Hiroshi Kawaguchi ³ , Tetsuya Hirose ⁴ , Masaya Miyahara ² , Tetsuaki Someya ⁵ , Kenichi Okada ⁵ , Ippei Akita ¹ , Yoshihiko Kuroki ⁶ , Hideyuki Komiyama ⁶ , and Masahiko Yoshimoto ³ ¹ <i>Advanced Industrial Science and Technology, Japan</i> ² <i>High Energy Accelerator Research Organization, Japan</i> ³ <i>Kobe University, Japan</i> ⁴ <i>Osaka University, Japan</i> ⁵ <i>Tokyo Institute of Technology, Japan</i> ⁶ <i>Toshiba Corporation, Japan</i>267
19-3 (7066)	A 3.01 mm² 65.38Gb/s Stochastic LDPC Decoder for IEEE 802.3an in 65 nm Chenhang ¹ , Yun Chen ¹ , Xiaoyang Peng ¹ , Shabaz Parhi ² , Borivoje Nikolic ² ¹ <i>Fudan University Shanghai, China</i> ² <i>University of California, Berkeley Berkeley, United States</i> ³ <i>University of Minnesota Minneapolis, United States</i>271

19-4 (7159)	A Millimeter Wave Digital CMOS Baseband Transceiver for Wireless LAN Applications ang-Lun Chiu ³ , Hsun-Wei Chan ³ , Wei-Che Lee ³ , Chang- ing Wu ³ , Henry Lope ³ , Hung-Chih Liu ³ , Meng-Yuan Huang ² , Chun-Yi Liu ³ , sai-Hua Lee ³ , Hsin- ing Chang ³ , Chih-Wei Jen ³ , Nien-Hsiang Chang ¹ , Pei-Yun sai ² , Yen-Cheng uan ³ , Shyh-Jye Jou ³ ¹ National Applied Research Laboratories, Taiwan ² National Central University, Taiwan ³ National Chiao Tung University, Taiwan275
----------------------	---

RF 20

RF Signal Synthesizers

20-1 (7171)	A 23-mW 60-GHz Differential Sub-Sampling PLL with an NMOS- Only Differential-Inductively-Tuned VCO Bingwei Jiang, Howard C. Luong Hong Kong University of Science and Technology, Hong Kong279
20-2 (7093)	A 0.003-mm² 440fsRMS-Jitter and -64dBc-Reference-Spur Ring-VCO-Based Type-I PLL Using a Current-Reuse Sampling Phase Detector in 28-nm CMOS unsong Yang ¹ , Yong Chen ¹ , Pui-In Mak ¹ , Rui P. Martins ² ¹ University of Macau, China ² University of Macau / Universidade de Lisboa, China283
20-3 (7126)	A 360-456 MHz PLL frequency synthesizer with digitally controlled charge pump leakage calibration Peilin Yang, Yanshu uo, Han un Jiang and hihua Wang Tsinghua University, China285
20-4 (7100)	A 12-GHz All-Digital Calibration-Free FMCW Signal Generator Based on a Retiming Fractional Frequency Divider hengkun Shen, Heyi Li, Haoyun Jiang, herui hang, Junhua Liu and Huailin Liao Key Laboratory of Microelectronic Devices and Circuits (MOE) Peking University, China287
20-5 (7177)	A 100Mb/s 3.5GHz Fully-Balanced BFOOK Modulator Based on Integer-N Hybrid PLL Cong Ding, Haixin Song, Woogeun Rhee, and hihua Wang Tsinghua University, China291

ETA 21

Biomedical Sensor Interfaces

21-1 (7071)	A 15-Ch. 0.019 mm²/Ch. 0.43% Gain Mismatch Orthogonal Code Chopping Instrumentation Amplifier SoC for Bio-Signal Acquisition Jeong Hoan Park ² , ao ang ² , Lian hang ² , ian Ann Ng ¹ , Jerald Yoo ³ ¹ N.I Institute for Health, Singapore ² National University of Singapore, Singapore ³ National University of Singapore / N.I Institute for Health, Singapore295
21-2 (7053)	A 10μW -74.6 dB THD Arterial Pulse Waveform Sensing System with Automatic Bridge-Offset Calibration and Super Class-AB Output Stage Yu-Pin Hsu, emin Liu, Mona Hella Rensselaer Polytechnic Institute, United States297

21-3 (7063)	A 0.012 mm², 1.5 GΩ ZIN Intrinsic Feedback Capacitor Instrumentation Amplifier for Bio-Potential Recording and Respiratory Monitoring Lian hang ¹ , ao ang ¹ , Jeong Hoan Park ¹ , Jerald Yoo ² <i>¹National University of Singapore, Singapore</i> <i>²National University of Singapore / N.¹ Institute for Health, Singapore</i>	301
21-4 (7010)	T/R-Switch Composed of 3 High-Voltage MOSFETs with 12.1 μW Consumption that can Perform Per-channel TX to RX Self-Loopback AC Tests for 3D Ultrasound Imaging with 3072-channel Transceiver Shinya aiyama, Yutaka Igarashi, Toru Yaaki, Yusaku Atsube, Takuma Nishimoto, Atsuo Nakagawa, Yohei Nakamura, Yoshihiro Hayashi and Taiji Yamawaki <i>Hitachi, Ltd., Kokubunji, Japan</i>	305
21-5 (7118)	A High DR High-Input-Impedance Programmable-Gain ECG Acquisition Interface with Non-inverting Continuous Time Sigma-Delta Modulator Junhao Liang ² , Sai-Weng Sin ² , Seng-Pan U ² , Franco Maloberti ⁴ , Rui P. Martins ³ , Han un Jiang ¹ <i>¹Tsinghua University, China</i> <i>²University of Macau, Macau</i> <i>³University of Macau / Universidade de Lisboa, Macau</i> <i>⁴University of Pavia, Italy</i>	309
Author Index		313
Panel Discussion		320
Committees		325