

2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC 2020)

**Beijing, China
13 – 16 January 2020**



**IEEE Catalog Number: CFP20ASP-POD
ISBN: 978-1-7281-4124-4**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20ASP-POD
ISBN (Print-On-Demand):	978-1-7281-4124-4
ISBN (Online):	978-1-7281-4123-7
ISSN:	2153-6961

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DESIGN OF A SINGLE-STAGE WIRELESS CHARGER WITH 92.3%-PEAK-EFFICIENCY FOR PORTABLE DEVICES APPLICATIONS	1
<i>Lin Cheng ; Xinyuan Ge ; Wai Chiu Ng ; Wing-Hung Ki ; Jiawei Zheng ; Tsz Fai Kwok ; Chi-Ying Tsui ; Ming Liu</i>	
A CAPACITANCE-TO-DIGITAL CONVERTER WITH DIFFERENTIAL BONDWIRE ACCELEROMETER, ON-CHIP AIR PRESSURE AND HUMIDITY SENSOR IN 0.18 μM CMOS	3
<i>Sujin Park ; Geon-Hwi Lee ; Seungmin Oh ; Seonghwan Cho</i>	
A 28GHZ CMOS DIFFERENTIAL BI-DIRECTIONAL AMPLIFIER FOR 5G NR	5
<i>Zheng Li ; Jian Pang ; Ryo Kubozoe ; Xueting Luo ; Rui Wu ; Yun Wang ; Dongwon You ; Ashbir Aviat Fadila ; Joshua Alvin ; Bangan Liu ; Zheng Sun ; Hongye Huang ; Atsushi Shirane ; Kenichi Okada</i>	
A QUANTITY EVALUATION AND RECONFIGURATION MECHANISM FOR SIGNAL- AND POWER-INTERCONNECTIONS IN 3D-STACKING SYSTEM	7
<i>Ching-Hwa Cheng</i>	
AN INDUCTIVELY COUPLED WIRELESS BUS FOR CHIPLET-BASED SYSTEMS	9
<i>Junichiro Kadomoto ; Satoshi Mitsuno ; Hidetsugu Irie ; Shuichi Sakai</i>	
FPGA-BASED HETEROGENEOUS SOLVER FOR THREE-DIMENSIONAL ROUTING	11
<i>Kento Hasegawa ; Ryota Ishikawa ; Makoto Nishizawa ; Kazushi Kawamura ; Masashi Tawada ; Nozomu Togawa</i>	
POWERNET: TRANSFERABLE DYNAMIC IR DROP ESTIMATION VIA MAXIMUM CONVOLUTIONAL NEURAL NETWORK	13
<i>Zhiyao Xie ; Haoxing Ren ; Brucek Khailany ; Ye Sheng ; Santosh Santosh ; Jiang Hu ; Yiran Chen</i>	
FIST: A FEATURE-IMPORTANCE SAMPLING AND TREE-BASED METHOD FOR AUTOMATIC DESIGN FLOW PARAMETER TUNING	19
<i>Zhiyao Xie ; Guan-Qi Fang ; Yu-Hung Huang ; Haoxing Ren ; Yanqing Zhang ; Brucek Khailany ; Shao-Yun Fang ; Jiang Hu ; Yiran Chen ; Erick Carvajal Barboza</i>	
HIGH-DEFINITION ROUTING CONGESTION PREDICTION FOR LARGE-SCALE FPGAS	26
<i>Mohamed Baker Alawieh ; Wuxi Li ; Yibo Lin ; Love Singhal ; Mahesh A. Iyer ; David Z. Pan</i>	
INTEGRATED AIRGAP INSERTION AND LAYER REASSIGNMENT FOR CIRCUIT TIMING OPTIMIZATION	32
<i>Younggwang Jung ; Daijoon Hyun ; Youngsoo Shin</i>	
AN ADAPTIVE ELECTROMIGRATION ASSESSMENT ALGORITHM FOR FULL-CHIP POWER/GROUND NETWORKS	38
<i>Shaobin Ma ; Xiaoyi Wang ; Sheldon X.-D. Tan ; Liang Chen ; Jian He</i>	
TEMPLATE-BASED PDN SYNTHESIS IN FLOORPLAN AND PLACEMENT USING CLASSIFIER AND CNN TECHNIQUES	44
<i>Vidya A. Chhabria ; Andrew B. Kahng ; Minsoo Kim ; Uday Mallappa ; Sachin S. Sapatnekar ; Bangqi Xu</i>	
ANALYZING THE SECURITY OF THE CACHE SIDE CHANNEL DEFENCES WITH ATTACK GRAPHS	50
<i>Limin Wang ; Ziyuan Zhu ; Zhanpeng Wang ; Dan Meng</i>	
IGPU LEAK: AN INFORMATION LEAKAGE VULNERABILITY ON INTEL INTEGRATED GPU	56
<i>Wenjian He ; Wei Zhang ; Sharad Sinha ; Sanjeev Das</i>	
DESIGN FOR EM SIDE-CHANNEL SECURITY THROUGH QUANTITATIVE ASSESSMENT OF RTL IMPLEMENTATIONS	62
<i>Jiaji He ; Haocheng Ma ; Xiaolong Guo ; Yiqiang Zhao ; Yier Jin</i>	
IMPACT OF SELF-HEATING ON PERFORMANCE, POWER AND RELIABILITY IN FINFET TECHNOLOGY	68
<i>Victor M. Van Santen ; Paul R. Genssler ; Om Prakash ; Simon Thomann ; Jörg Henkel ; Hussam Amrouch</i>	
RELIABLE POWER GRID NETWORK DESIGN FRAMEWORK CONSIDERING EM IMMORTALITIES FOR MULTI-SEGMENT WIRES	74
<i>Han Zhou ; Shuyuan Yu ; Zeyu Sun ; Sheldon X.-D. Tan</i>	
INVESTIGATING THE INHERENT SOFT ERROR RESILIENCE OF EMBEDDED APPLICATIONS BY FULL-SYSTEM SIMULATION	80
<i>Uzair Sharif ; Daniel Mueller-Gritschneider ; Ulf Schlichtmann</i>	
CO-EXPLORING NEURAL ARCHITECTURE AND NETWORK-ON-CHIP DESIGN FOR REAL-TIME ARTIFICIAL INTELLIGENCE	85
<i>Lei Yang ; Weiwen Jiang ; Weichen Liu ; Edwin H. M. Sha ; Yiyu Shi ; Jingtong Hu</i>	

THANOS: HIGH-PERFORMANCE CPU-GPU BASED BALANCED GRAPH PARTITIONING USING CROSS-DECOMPOSITION	91
<i>Dae Hee Kim ; Rakesh Nagi ; Deming Chen</i>	
REUTILIZATION OF TRACE BUFFERS FOR PERFORMANCE ENHANCEMENT OF NOC BASED MPSOCS	97
<i>Sidhartha Sankar Rout ; Badri M ; Sujay Deb</i>	
FORMAL SEMANTICS OF PREDICTABLE PIPELINES: A COMPARATIVE STUDY	103
<i>Mathieu Jan ; Mihail Asavaoe ; Martin Schoeberl ; Edward A. Lee</i>	
MAXIMIZING THE COMMUNICATION PARALLELISM FOR WAVELENGTH-ROUTED OPTICAL NETWORKS-ON-CHIPS	109
<i>Mengchu Li ; Tsun-Ming Tseng ; Mahdi Tala ; Ulf Schlichtmann</i>	
CONCURRENCY IN DD-BASED QUANTUM CIRCUIT SIMULATION	115
<i>Stefan Hillmich ; Alwin Zulehner ; Robert Wille</i>	
APPROXIMATION OF QUANTUM STATES USING DECISION DIAGRAMS	121
<i>Alwin Zulehner ; Stefan Hillmich ; Igor L. Markov ; Robert Wille</i>	
IMPROVED DD-BASED EQUIVALENCE CHECKING OF QUANTUM CIRCUITS	127
<i>Lukas Burgholzer ; Robert Wille</i>	
EQUIVALENCE CAPACITANCE GUIDED DUMMY FILL INSERTION FOR TIMING AND MANUFACTURABILITY	133
<i>Sheng-Jung Yu ; Chen-Chien Kao ; Chia-Han Huang ; Iris Hui-Ru Jiang</i>	
SYNTHESIS OF HARDWARE PERFORMANCE MONITORING AND PREDICTION FLOW ADAPTING TO NEAR-THRESHOLD COMPUTING AND ADVANCED PROCESS NODES	139
<i>Jeongwoo Heo ; Kwangok Jeong ; Taewhan Kim ; Kyumyung Choi</i>	
ENHANCING GENERALIZATION OF WAFER DEFECT DETECTION BY DATA DISCREPANCY-AWARE PREPROCESSING AND CONTRAST-VARIED AUGMENTATION	145
<i>Chaofei Yang ; Hai Li ; Yiran Chen ; Jiang Hu</i>	
EXPLORING GRAPHICAL MODELS WITH BAYESIAN LEARNING AND MCMC FOR FAILURE DIAGNOSIS	151
<i>Hongfei Wang ; Wenjie Cai ; Jianwen Li ; Kun He</i>	
MITIGATING ADVERSARIAL ATTACKS FOR DEEP NEURAL NETWORKS BY INPUT DEFORMATION AND AUGMENTATION	157
<i>Pengfei Qiu ; Qian Wang ; Dongsheng Wang ; Yongqiang Lyu ; Zhaojun Lu ; Gang Qu</i>	
WHEN SINGLE EVENT UPSET MEETS DEEP NEURAL NETWORKS: OBSERVATIONS, EXPLORATIONS, AND REMEDIES	163
<i>Zheyu Yan ; Yiyu Shi ; Wang Liao ; Masanori Hashimoto ; Xichuan Zhou ; Cheng Zhuo</i>	
CONCURRENT MONITORING OF OPERATIONAL HEALTH IN NEURAL NETWORKS THROUGH BALANCED OUTPUT PARTITIONS	169
<i>Elbruz Ozen ; Alex Orailoglu</i>	
PARC: A PROCESSING-IN-CAM ARCHITECTURE FOR GENOMIC LONG READ PAIRWISE ALIGNMENT USING RERAM	175
<i>Fan Chen ; Linghao Song ; Hai "helen" Li ; Yiran Chen</i>	
RRAM-VAC: A VARIABILITY-AWARE CONTROLLER FOR RRAM-BASED MEMORY ARCHITECTURES	181
<i>Shikhar Tuli ; Marco Rios ; Alexandre Levisse ; David Atienza Esl</i>	
DEFECTS MITIGATION IN RESISTIVE CROSSBARS FOR ANALOG VECTOR MATRIX MULTIPLICATION	187
<i>Fan Zhang ; Miao Hu</i>	
S³DET: DETECTING SYSTEM SYMMETRY CONSTRAINTS FOR ANALOG CIRCUITS WITH GRAPH SIMILARITY	193
<i>Mingjie Liu ; Wuxi Li ; Keren Zhu ; Biying Xu ; Yibo Lin ; Linxiao Shen ; Xiyuan Tang ; Nan Sun ; David Z. Pan</i>	
ESTABLISHING REACHSET CONFORMANCE FOR THE FORMAL ANALYSIS OF ANALOG CIRCUITS	199
<i>Niklas Kochdumper ; Ahmad Tarraf ; Malgorzata Rechmal ; Markus Olbrich ; Lars Hedrich ; Matthias Althoff</i>	
CONTENTION MINIMIZED BYPASSING IN SMART NOC	205
<i>Peng Chen ; Weichen Liu ; Mengquan Li ; Lei Yang ; Nan Guan</i>	
FTT-NAS: DISCOVERING FAULT-TOLERANT NEURAL ARCHITECTURE	211
<i>Wenshuo Li ; Xuefei Ning ; Guangjun Ge ; Xiaoming Chen ; Yu Wang ; Huazhong Yang</i>	
THE NOTION OF CROSS COVERAGE IN AMS DESIGN VERIFICATION	217
<i>Sayandeep Sanyal ; Aritra Hazra ; Pallab Dasgupta ; Scott Morrison ; Sudhakar Surendran ; Lakshmanan Balasubramanian</i>	
AUTOMATED TEST GENERATION FOR ACTIVATION OF ASSERTIONS IN RTL MODELS	223
<i>Yangdi Lyu ; Prabhat Mishra</i>	

MACHINE LEARNING BASED ONLINE FULL-CHIP HEATMAP ESTIMATION	229
<i>Sheriff Sadiqbacha ; Yue Zhao ; Jinwei Zhang ; Hussam Amrouch ; Jörg Henkel ; Sheldon X.-D. Tan</i>	
A RECONFIGURABLE APPROXIMATE MULTIPLIER FOR QUANTIZED CNN APPLICATIONS	235
<i>Chuliang Guo ; Li Zhang ; Xian Zhou ; Weikang Qian ; Cheng Zhuo</i>	
EFFORT: ENHANCING ENERGY EFFICIENCY AND ERROR RESILIENCE OF A NEAR-THRESHOLD TENSOR PROCESSING UNIT	241
<i>Noel Daniel Gundi ; Tahmoures Shabaniyan ; Prabal Basu ; Pramesh Pandey ; Sanghamitra Roy ; Koushik Chakraborty ; Zhen Zhang</i>	
TOWARDS EFFICIENT KYBER ON FPGAS: A PROCESSOR FOR VECTOR OF POLYNOMIALS	247
<i>Zhaohui Chen ; Yuan Ma ; Tianyu Chen ; Jingqiang Lin ; Jiwu Jing</i>	
EFFICIENT SUBQUADRATIC SPACE COMPLEXITY DIGIT-SERIAL MULTIPLIERS OVER GF(2^M) BASED ON BIVARIATE POLYNOMIAL BASIS REPRESENTATION	253
<i>Chiou-Yng Lee ; Jiafeng Xie</i>	
SECURITY THREATS AND COUNTERMEASURES FOR APPROXIMATE ARITHMETIC COMPUTING	259
<i>Pruthvy Yellu ; Mezanur Rahman Monjur ; Timothy Kammerer ; Dongpeng Xu ; Qiaoyan Yu</i>	
BROADCAST MECHANISM BASED ON HYBRID WIRELESS/WIRED NOC FOR EFFICIENT BARRIER SYNCHRONIZATION IN PARALLEL COMPUTING	265
<i>Hemanta Kumar Mondal ; Navonil Chatterjee ; Rodrigo Cataldo ; Jean-Philippe Digué</i>	
A GENERIC FPGA ACCELERATOR FOR MINIMUM STORAGE REGENERATING CODES	271
<i>Mian Qin ; Joo Hwan Lee ; Rekha Pitchumani ; Yang Seok Ki ; Narasimha Reddy ; Paul V. Gratz</i>	
PARALLEL-LOG-SINGLE-COMPACTION-TREE: FLASH-FRIENDLY TWO-LEVEL KEY-VALUE MANAGEMENT IN KVSSDS	277
<i>Yen-Ting Chen ; Ming-Chang Yang ; Yuan-Hao Chang ; Wei-Kuan Shih</i>	
TOWARDS DESIGN METHODOLOGY OF EFFICIENT FAST ALGORITHMS FOR ACCELERATING GENERATIVE ADVERSARIAL NETWORKS ON FPGAS	283
<i>Jung-Woo Chang ; Saehyun Ahn ; Keon-Woo Kang ; Suk-Ju Kang</i>	
DESIGNING EFFICIENT SHORTCUT ARCHITECTURE FOR IMPROVING THE ACCURACY OF FULLY QUANTIZED NEURAL NETWORKS ACCELERATOR	289
<i>Baoting Li ; Longjun Liu ; Yanming Jin ; Peng Gao ; Hongbin Sun ; Nanning Zheng</i>	
CRANIA: UNLOCKING DATA AND VALUE REUSE IN ITERATIVE NEURAL NETWORK ARCHITECTURES	295
<i>Maedeh Hemmat ; Tejas Shah ; Yuhua Chen ; Joshua San Miguel</i>	
TINY BUT ACCURATE: A PRUNED, QUANTIZED AND OPTIMIZED MEMRISTOR CROSSBAR FRAMEWORK FOR ULTRA EFFICIENT DNN IMPLEMENTATION	301
<i>Xiaolong Ma ; Geng Yuan ; Sheng Lin ; Caiwen Ding ; Fuxun Yu ; Tao Liu ; Wujie Wen ; Xiang Chen ; Yanzhi Wang</i>	
TOWARDS READ-INTENSIVE KEY-VALUE STORES WITH TIDAL STRUCTURE BASED ON LSM-TREE	307
<i>Yi Wang ; Shangyu Wu ; Rui Mao</i>	
A FLEXIBLE PROCESSING-IN-MEMORY ACCELERATOR FOR DYNAMIC CHANNEL-ADAPTIVE DEEP NEURAL NETWORKS	313
<i>Li Yang ; Shaahin Angizi ; Deliang Fan</i>	
WORKLOAD-AWARE DATA-EVICTION SELF-ADJUSTING SYSTEM OF MULTI-SCM STORAGE TO RESOLVE TRADE-OFF BETWEEN SCM DATA-RETENTION ERROR AND STORAGE SYSTEM PERFORMANCE	319
<i>Reika Kinoshita ; Chihiro Matsui ; Atsuya Suzuki ; Shouhei Fukuyama ; Ken Takeuchi</i>	
AN ENERGY-EFFICIENT QUANTIZED AND REGULARIZED TRAINING FRAMEWORK FOR PROCESSING-IN-MEMORY ACCELERATORS	325
<i>Hanbo Sun ; Zhenhua Zhu ; Yi Cai ; Xiaoming Chen ; Yu Wang ; Huazhong Yang</i>	
UNIFIED REDISTRIBUTION LAYER ROUTING FOR 2.5D IC PACKAGES	331
<i>Chun-Han Chiang ; Fu-Yu Chuang ; Yao-Wen Chang</i>	
AIR: A FAST BUT LAZY TIMING-DRIVEN FPGA ROUTER	338
<i>Kevin E. Murray ; Sheng Zhong ; Vaughn Betz</i>	
SP&R: SIMULTANEOUS PLACEMENT AND ROUTING FRAMEWORK FOR STANDARD CELL SYNTHESIS IN SUB-7NM	345
<i>Dongwon Park ; Daeyeal Lee ; Ilgweon Kang ; Sicun Gao ; Bill Lin ; Chung-Kuan Cheng</i>	
CHIPLET-PACKAGE CO-DESIGN FOR 2.5D SYSTEMS USING STANDARD ASIC CAD TOOLS	351
<i>Md Arafat Kabir ; Yarui Peng</i>	

EVENT DELIVERY USING PREDICTION FOR FASTER PARALLEL SYSTEMC SIMULATION	357
<i>Zhongqi Cheng ; Emad Arasteh ; Rainer Dömer</i>	
STANDARD-COMPLIANT PARALLEL SYSTEMC SIMULATION OF LOOSELY-TIMED TRANSACTION LEVEL MODELS	363
<i>Gabriel Busnot ; Tanguy Sassolas ; Nicolas Ventroux ; Matthieu Moy</i>	
JIT-BASED CONTEXT-SENSITIVE TIMING SIMULATION FOR EFFICIENT PLATFORM EXPLORATION	369
<i>Alessandro Cornaglia ; Md. Shakib Hasan ; Alexander Viehl ; Oliver Bringmann ; Wolfgang Rosenstiel</i>	
TOWARDS AUTOMATIC HARDWARE SYNTHESIS FROM FORMAL SPECIFICATION TO IMPLEMENTATION	375
<i>Fritjof Bornebusch ; Christoph Lüth ; Robert Wille ; Rolf Drechsler</i>	
EMERGING NON-VOLATILE MEMORIES FOR COMPUTATION-IN-MEMORY	381
<i>Bin Gao</i>	
THE POWER OF COMPUTATION-IN-MEMORY BASED ON MEMRISTIVE DEVICES	385
<i>Jintao Yu ; Muath Abu Lebdeh ; Hoang Anh Du Nguyen ; Mottaqiallah Taouil ; Saïd Hamdioui</i>	
TOLERATING RETENTION FAILURES IN NEUROMORPHIC FABRIC BASED ON EMERGING RESISTIVE MEMORIES	393
<i>Christopher Münch ; Rajendra Bishnoi ; Mehdi B. Tahoori</i>	
FERROELECTRICS: FROM MEMORY TO COMPUTING	401
<i>Kai Ni ; Sourav Dutta ; Suman Datta</i>	
ADAPTIVE CIRCUIT APPROACHES TO LOW-POWER MULTI-LEVEL/CELL FEET MEMORY	407
<i>Juejian Wu ; Yixin Xu ; Bowen Xue ; Yu Wang ; Yongpan Liu ; Huazhong Yang ; Xueqing Li</i>	
EMERGING MEMORIES AS ENABLERS FOR IN-MEMORY LAYOUT TRANSFORMATION ACCELERATION AND VIRTUALIZATION	414
<i>Minli Liao ; Jack Sampson</i>	
BENCHMARK NON-VOLATILE AND VOLATILE MEMORY BASED HYBRID PRECISION SYNAPSES FOR IN-SITU DEEP NEURAL NETWORK TRAINING	422
<i>Yandong Luo ; Shimeng Yu</i>	
CAPACITANCE EXTRACTION AND POWER GRID ANALYSIS USING STATISTICAL AND AI METHODS	428
<i>Wenjian Yu ; Ming Yang ; Yao Feng ; Ganqu Cui ; Ben Gu</i>	
VLSI MASK OPTIMIZATION: FROM SHALLOW TO DEEP LEARNING	434
<i>Haoyu Yang ; Wei Zhong ; Yuzhe Ma ; Hao Geng ; Ran Chen ; Wanli Chen ; Bei Yu</i>	
BAYESIAN METHODS FOR THE YIELD OPTIMIZATION OF ANALOG AND SRAM CIRCUITS	440
<i>Shuhan Zhang ; Fan Yang ; Dian Zhou ; Xuan Zeng</i>	
PROGRAMMABLE NEUROMORPHIC CIRCUIT BASED ON PRINTED ELECTROLYTE-GATED TRANSISTORS	446
<i>Dennis D. Weller ; Michael Hefenbrock ; Mehdi B. Tahoori ; Jasmin Aghassi-Hagmann ; Michael Beigl</i>	
HASHHEAT: AN O(C) COMPLEXITY HASHING-BASED FILTER FOR DYNAMIC VISION SENSOR	452
<i>Shasha Guo ; Ziyang Kang ; Lei Wang ; Shiming Li ; Weixia Xu</i>	
A TUNING-FREE HARDWARE RESERVOIR BASED ON MOSFET CROSSBAR ARRAY FOR PRACTICAL ECHO STATE NETWORK IMPLEMENTATION	458
<i>Yuki Kume ; Song Bian ; Takashi Sato</i>	
MINDREADING: AN ULTRA-LOW-POWER PHOTONIC ACCELERATOR FOR EEG-BASED HUMAN INTENTION RECOGNITION	464
<i>Qian Lou ; Wenyang Liu ; Weichen Liu ; Feng Guo ; Lei Jiang</i>	
LANCE: A COMPREHENSIVE AND LIGHTWEIGHT CNN DEFENSE METHODOLOGY AGAINST PHYSICAL ADVERSARIAL ATTACKS ON EMBEDDED MULTIMEDIA APPLICATIONS	470
<i>Zirui Xu ; Fuxun Yu ; Xiang Chen</i>	
TOWARDS AREA-EFFICIENT OPTICAL NEURAL NETWORKS: AN FFT-BASED ARCHITECTURE	476
<i>Jiaqi Gu ; Zheng Zhao ; Chenghao Feng ; Mingjie Liu ; Ray T. Chen ; David Z. Pan</i>	
AUTOMATED TRIGGER ACTIVATION BY REPEATED MAXIMAL CLIQUE SAMPLING	482
<i>Yangdi Lyu ; Prabhat Mishra</i>	
AUDIO ADVERSARIAL EXAMPLES GENERATION WITH RECURRENT NEURAL NETWORKS	488
<i>Kuei-Huan Chang ; Po-Hao Huang ; Honggang Yu ; Yier Jin ; Ting-Chi Wang</i>	

DATABASE AND BENCHMARK FOR EARLY-STAGE MALICIOUS ACTIVITY DETECTION IN 3D PRINTING	494
<i>Xiaolong Ma ; Zhe Li ; Hongjia Li ; Qiyuan An ; Qinru Qiu ; Wenyao Xu ; Yanzhi Wang</i>	
EA-HRT: AN ENERGY-AWARE SCHEDULER FOR HETEROGENEOUS REAL-TIME SYSTEMS.....	500
<i>Sanjay Moulik ; Rishabh Chaudhary ; Zinea Das ; Arnab Sarkar</i>	
INSIGHTS AND OPTIMIZATIONS ON IR-DROP INDUCED SNEAK-PATH FOR RRAM CROSSBAR-BASED CONVOLUTIONS.....	506
<i>Yujie Zhu ; Xue Zhao ; Keni Qiu</i>	
BOOSTING THE PROFITABILITY OF NVRAM-BASED STORAGE DEVICES VIA THE CONCEPT OF DUAL-CHUNKING DATA DEDUPLICATION.....	512
<i>Shuo-Han Chen ; Yu-Pei Liang ; Yuan-Hao Chang ; Hsin-Wen Wei ; Wei-Kuan Shih</i>	
BLACK BOX SEARCH SPACE PROFILING FOR ACCELERATOR-AWARE NEURAL ARCHITECTURE SEARCH	518
<i>Shulin Zeng ; Hanbo Sun ; Yu Xing ; Xuefei Ning ; Yi Shan ; Xiaoming Chen ; Yu Wang ; Huazhong Yang</i>	
SEARCH-FREE ACCELERATOR FOR SPARSE CONVOLUTIONAL NEURAL NETWORKS.....	524
<i>Bosheng Liu ; Xiaoming Chen ; Yinhe Han ; Ying Wang ; Jiajun Li ; Haobo Xu ; Xiaowei Li</i>	
NESTA: HAMMING WEIGHT COMPRESSION-BASED NEURAL PROC. ENGINE.....	530
<i>Ali Mirzaeian ; Houman Homayoun ; Avesta Sasan</i>	
REPRESENTABLE MATRICES: ENABLING HIGH ACCURACY ANALOG COMPUTATION FOR INFERENCE OF DNNs USING MEMRISTORS	538
<i>Baogang Zhang ; Necati Uysal ; Deliang Fan ; Rickard Ewetz</i>	
RELIABILITY-ORIENTED IEEE STD. 1687 NETWORK DESIGN AND BLOCK-AWARE HIGH- LEVEL SYNTHESIS FOR MEDA BIOCHIPS*.....	544
<i>Zhanwei Zhong ; Tung-Che Liang ; Krishnendu Chakrabarty</i>	
OPTIMIZATION OF FLUID LOADING ON PROGRAMMABLE MICROFLUIDIC DEVICES FOR BIO-PROTOCOL EXECUTION.....	550
<i>Satoru Maruyama ; Debraj Kundu ; Shigeru Yamashita ; Sudip Roy</i>	
AN FPGA BASED NETWORK INTERFACE CARD WITH QUERY FILTER FOR STORAGE NODES OF BIG DATA SYSTEMS	556
<i>Ying Li ; Jinyu Zhan ; Wei Jiang ; Junting Wu ; Jianping Zhu</i>	
NONVOLATILE AND ENERGY-EFFICIENT FEFET-BASED MULTIPLIER FOR ENERGY- HARVESTING DEVICES.....	562
<i>Mengyuan Li ; Xunzhao Yin ; Xiaobo Sharon Hu ; Cheng Zhuo</i>	
MODULO SCHEDULING WITH RATIONAL INITIATION INTERVALS IN CUSTOM HARDWARE DESIGN.....	568
<i>Patrick Sittel ; John Wickerson ; Martin Kuimm ; Peter Zipf</i>	
HL-POW: A LEARNING-BASED POWER MODELING FRAMEWORK FOR HIGH-LEVEL SYNTHESIS.....	574
<i>Zhe Lin ; Jieru Zhao ; Sharad Sinha ; Wei Zhang</i>	
DRILLS: DEEP REINFORCEMENT LEARNING FOR LOGIC SYNTHESIS.....	581
<i>Abdelrahman Hosny ; Soheil Hashemi ; Mohamed Shalan ; Sherief Reda</i>	
LIGHTNING ASYNCHRONOUS PIPELINE CONTROLLER THROUGH RESYNTHESIS AND OPTIMIZATION.....	587
<i>Jeongwoo Heo ; Taewhan Kim</i>	
WEID: WORST-CASE ERROR IMPROVEMENT IN APPROXIMATE DIVIDERS.....	593
<i>Hassaan Saadat ; Haris Javaid ; Aleksandar Ignjatovic ; Sri Parameswaran</i>	
SMALL-AREA AND LOW-POWER FPGA-BASED MULTIPLIERS USING APPROXIMATE ELEMENTARY MODULES.....	599
<i>Yi Guo ; Heming Sun ; Shinji Kimura</i>	
LEAP: LEADING-ONE DETECTION-BASED SOFTCORE APPROXIMATE MULTIPLIERS WITH TUNABLE ACCURACY.....	605
<i>Zahra Ebrahimi ; Salim Ullah ; Akash Kumar</i>	
SCALED POPULATION ARITHMETIC FOR EFFICIENT STOCHASTIC COMPUTING.....	611
<i>He Zhou ; Sunil P Khatri ; Jiang Hu ; Frank Liu</i>	
SOFT ERROR AND ITS COUNTERMEASURES IN TERRESTRIAL ENVIRONMENT.....	617
<i>Masanori Hashimoto ; Wang Liao</i>	
TIMING RESILIENCE FOR EFFICIENT AND SECURE CIRCUITS.....	623
<i>Grace Li Zhang ; Michaela Brunner ; Bing Li ; Georg Sigl ; Ulf Schlichtmann</i>	
RUN-TIME ENFORCEMENT OF NON-FUNCTIONAL APPLICATION REQUIREMENTS IN HETEROGENEOUS MANY-CORE SYSTEMS	629
<i>Jürgen Teich ; Behnaz Pourmohseni ; Oliver Keszocze ; Jan Spieck ; Stefan Wildermann</i>	

NCFET TO RESCUE TECHNOLOGY SCALING: OPPORTUNITIES AND CHALLENGES	637
<i>Hussam Amrouch ; Victor M. Van Santen ; Girish Pahwa ; Yogesh Chauhan ; Jörg Henkel</i>	
PARALLELISM IN DEEP LEARNING ACCELERATORS	645
<i>Linghao Song ; Fan Chen ; Yiran Chen ; Hai “helen” Li</i>	
SOFTWARE-BASED MEMORY ANALYSIS ENVIRONMENTS FOR IN-MEMORY WEAR-LEVELING	651
<i>Christian Hakert ; Kuan-Hsun Chen ; Mikail Yayla ; Georg Von Der Brügggen ; Sebastian Blömeke ; Jian-Jia Chen</i>	
THEORY OF ISING MACHINES AND A COMMON SOFTWARE PLATFORM FOR ISING MACHINES	659
<i>Shu Tanaka ; Yoshiki Matsuda ; Nozomu Togawa</i>	
DIGITAL ANNEALER FOR HIGH-SPEED SOLVING OF COMBINATORIAL OPTIMIZATION PROBLEMS AND ITS APPLICATIONS	667
<i>Satoshi Matsubara ; Motomu Takatsu ; Toshiyuki Miyazawa ; Takayuki Shibasaki ; Yasuhiro Watanabe ; Kazuya Takemoto ; Hirotaka Tamura</i>	
CMOS ANNEALING MACHINE: A DOMAIN-SPECIFIC ARCHITECTURE FOR COMBINATORIAL OPTIMIZATION PROBLEM	673
<i>Chihiro Yoshimura ; Masato Hayashi ; Takashi Takemoto ; Masanao Yamaoka</i>	
Author Index	