

# **2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV 2019)**

**Austin, Texas, USA  
9-10 December 2019**



**IEEE Catalog Number: CFP19MTV-POD  
ISBN: 978-1-7281-5026-0**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19MTV-POD
ISBN (Print-On-Demand):	978-1-7281-5026-0
ISBN (Online):	978-1-7281-5025-3
ISSN:	1550-4093

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV) **MTV 2019**

## Table of Contents

MTV 2019 Preface .vii.....	
MTV 2019 Committees .ix.....	
MTV 2019 Acknowledgments .xi.....	
MTV 2019 Corporate Supporters .xii.....	

### Technical Papers

Expediting Design Bug Discovery in Regressions of x86 Processors Using Machine Learning .1.....	
<i>Ahmed Wahba (Advanced Micro Devices), Justin Hohnerlein (Advanced Micro Devices), and Farhan Rahman (Advanced Micro Devices)</i>	
Open-Source Validation Suite for RISC-V .7.....	
<i>Mikhail Chupilko (Ivannikov Institute for System Programming of RAS), Alexander Kamkin (Ivannikov Institute for System Programming of RAS, Lomonosov Moscow State University, Moscow Institute of Physics and Technology, &amp; NRU Higher School of Economics), and Alexander Protsenko (Ivannikov Institute for System Programming of RAS)</i>	
A Verification Framework of Neural Processing Unit for Super Resolution .13.....	
<i>Jinsae Jung (Samsung), Jaeun Park (Samsung Electronics Co., Ltd.), and Apurva Kumar (Samsung Research, India Bangalore)</i>	
Backside Security Assessment of Modern SoCs .18.....	
<i>Mir Tanjidur Rahman (University of Florida) and Navid Asadizanjani (University of Florida)</i>	
On the Detection of Always-On Hardware Trojans Supported by a Pre-Silicon Verification Methodology .25.....	
<i>Annachiara Ruospo (Politecnico di Torino) and Ernesto Sanchez (Politecnico di Torino)</i>	
Design Crawler: A Web Application for Digital Design Metadata Analysis .31.....	
<i>Sherif Hosny (Mentor Graphics) and Amr Baher (Mentor Graphics)</i>	
Smarter Disk Space Management for Silicon Workflows .35.....	
<i>Jigar Kuverji Savla (Juniper Networks)</i>	

RamGen: Moving Memories from Physical to the Logical Domain .41.....	41
<i>Jeff Scott (Juniper Networks), Jonathan Sadowsky (Juniper Networks), and Jigar Kuverji Savla (Juniper Networks)</i>	
Techniques for Debug of Low Power SoCs .45.....	45
<i>Sankaran Menon (Intel Corp.), Chinna Prudvi (Intel Corp.), Rolf Kuehnis (Intel Corp.), Sukhbinder Singh Takhar (Intel Corp.), Spencer Millican (Intel Corp.), Eric Rentschler (Intel Corp.), Pandy Kalimuthu (Intel Corp.), Preeti Ranjan Panda (Intel Corp.), Priyadarsan Patra (Intel Corp.), and Ashish Gupta (Intel Corp.)</i>	
Hardware and Software Co-Verification from Security Perspective .50.....	50
<i>Kejun Chen (Northeastern University &amp; University of Florida), Qingxu Deng (Northeastern University), Yumin Hou (University of Florida), Yier Jin (University of Florida), and Xiaolong Guo (Kansas State University)</i>	
Multilayer Camouflaged Secure Boot for SoCs .56.....	56
<i>Ali Shuja Siddiqui (University of North Carolina at Charlotte), Geraldine Shirley Nicholas (University of North Carolina at Charlotte), Sam Reji Joseph (University of North Carolina at Charlotte), Yutian Gui (University of North Carolina at Charlotte), Jim Plusquellic (University of New Mexico), Marten Van Dijk (University of Connecticut), and Fareena Saqib (University of North Carolina at Charlotte)</i>	
Automated Test Picker for Complex Microprocessor Verification Environment .62.....	62
<i>Chetas Mapara (Advanced Micro Devices) and Jerrin Jose (Advanced Micro Devices)</i>	
Case Study: SoC Performance Verification and Static Verification of RTL Parameters .65.....	65
<i>Prokash Ghosh (NXP Semiconductors) and Srivastava Rohit (NXP Semiconductors)</i>	
Design Space Exploration for Hotspot Detection .73.....	73
<i>Gaurav Rajavendra Reddy (University of Texas at Dallas) and Yiorgos Makris (University of Texas at Dallas)</i>	
<b>Author Index</b> .79 .....	79