

2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2019)

**York, United Kingdom
1 – 3 July 2019**



**IEEE Catalog Number: CFP1926P-POD
ISBN: 978-1-7281-4771-0**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1926P-POD
ISBN (Print-On-Demand):	978-1-7281-4771-0
ISBN (Online):	978-1-7281-4770-3
ISSN:	2642-7230

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Invited Talk	1
<hr/>	
Analysis and countermeasures to side-channel attacks: a hardware design perspective	1
<i>Davide Zoni</i>	
Dynamic partial reconfiguration	5
<hr/>	
Context Save and Restore of Partial Reconfiguration Regions for Xilinx FPGAs	5
<i>Marcel Eckert, Dominik Meyer, Bernd Klauer</i>	
QoS Driven Dynamic Partial Reconfiguration: Tracking Case Study	13
<i>Julien Mazuet, Ill-Ham Atchadam, Dominique Heller, Catherine Dezan, Michel Narozny, J-Ph. Diquet</i>	
Data Transfer Modeling and Optimization in Reconfigurable Multi-Accelerator Systems	20
<i>Alberto Ortiz, Alfonso Rodríguez, J. Andrés Otero, Eduardo de la Torre</i>	
Machine learning	27
<hr/>	
The AV says: Your Hardware Definitions Were Updated!	27
<i>Marcus Botacin, Lucas Galante, Fabricio Ceschin, Paulo Cesar Santos, Luigi Carro, Paulo Licio de Geus, Andre Gregio, Marco Zanata</i>	
Approximate Multiply-Accumulate Array for Convolutional Neural Networks on FPGA	35
<i>Ziwei Wang, Martin A. Trefzer, Simon J. Bale, Andy M. Tyrrell</i>	

Automatic Energy-Efficiency Monitoring of OpenMP Workloads	43
<i>Maxime Mirka, Guillaume Devic, Florent Bruguier, Gilles Sassatelli, Abdoulaye Gamatié</i>	
Applications	51
Edge-Computing Perspectives with Reconfigurable Hardware	51
<i>Pascal Benoit, Loic Dalmasso, Guillaume Patrigeon, Thierry Gil, Florent Bruguier, Lionel Torres</i>	
FPGA Acceleration of Approximate KNN Indexing on High-Dimensional Vectors	59
<i>Dimitrios Danopoulos, Christoforos Kachris, Dimitrios Soudris</i>	
A Fast Prototyping Workflow for Reconfigurable SDR Applications	66
<i>Alejandro G. Gener, Juan Valverde, J. Andrés Otero, Philip J. Harris</i>	
Network on Chip	74
A Coding Approach to Improve the Energy Efficiency of Approximate NoCs	74
<i>Amir Najafi, Lennart Bamberg, Guillermo Payá Vayá, Alberto Garcia-Ortiz</i>	
Detecting and Mitigating Low-and-Slow DoS Attacks in NoC-based MPSoCs	82
<i>Cesar G. Chaves, Siavoosh Payandeh Azad, Johanna Sepúlveda, Thomas Hollstein</i>	
Design Space Exploration of HEVC RCL Mapped onto NoC-Based Embedded Platforms	90
<i>Wagner Penny, Daniel Palomino, Marcelo Porto, Bruno Zatt, Leandro Soares Indrusiak</i>	
NoC routing and data manipulation in CGRAs	98
Dynamically Reconfigurable RF-NoC with Distance-Aware Routing Algorithm	98
<i>Thomas Romera, Alexandre Brière, Julien Denoulet</i>	

Threshold-based routing algorithm for RF-NoC OFDMA architecture	105
<i>Habiba Lahdhiri, Jordane Lorandel, Emmanuelle Bourdel</i>	
Refinements in Data Manipulation Method for Coarse Grained Reconfigurable Architectures	113
<i>Takuya Kojima, Hideharu Amano</i>	
Author Index	121