

2019 International SoC Design Conference (ISOCC 2019)

**Jeju, South Korea
6-9 October 2019**



**IEEE Catalog Number: CFP1969E-POD
ISBN: 978-1-7281-2479-7**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1969E-POD
ISBN (Print-On-Demand):	978-1-7281-2479-7
ISBN (Online):	978-1-7281-2478-0
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 10-BIT 250 MS/S BINARY SEARCH AND TWO CHANNEL SAR ADC BY A TWO-BIT PER CONVERSION WITH ERROR TOLERANCE ABILITY	1
<i>Ko-Chi Kuo</i>	
A 101 DB DYNAMIC RANGE DELTA-SIGMA MODULATOR USING MODIFIED FEED-FORWARD ARCHITECTURE FOR AUDIO APPLICATION.....	7
<i>Jun-Young Kil ; Kang-Il Cho ; Ho-Jin Kim ; Jun-Ho Boc ; Yong-Sik Kwak ; Gil-Cho Ahn</i>	
DESIGN OF A LOW-POWER BLE5-BASED WEARABLE DEVICE FOR TRACKING MOVEMENTS OF FOOTBALL PLAYERS.....	11
<i>Hyunsung Kim ; Juin Lim ; Wonbin Hong ; Joonho Park ; Young-Seok Kim ; Mijung Kim ; Youngjoo Lee</i>	
FAST MULTIBIT DECISION METHOD FOR SUCCESSIVE-CANCELLATION LIST POLAR DECODER	13
<i>Seo Lin Jeong ; Seung Yong Kim ; Jung Hyun Bae ; Myung Hoon Sunwoo</i>	
RING-LWE BASED FACE ENCRYPTION AND DECRYPTION SYSTEM ON A GPU	15
<i>Tuy Nguyen Tan ; Yujin Hyun ; Jisu Kim ; Dongwoo Choi ; Hanho Lee</i>	
AIOTS FOR SMART SHRIMP FARMING	17
<i>Ing-Jer Huang ; Shiann-Rong Kuang ; Yun-Nan Chang ; Chin-Chang Hung ; Chang-Ru Tsai ; Kai-Lin Feng</i>	
OPTIMIZATION OF NULL CONVENTION LOGIC USING GATE DIFFUSION INPUT	21
<i>Prashanthi Metku ; Minsu Choi ; Kyung Ki Kim ; Yong-Bin Kim</i>	
LOWER-PART STOCHASTIC UNIPOLAR ADDER TO IMPROVE COMPUTATION ACCURACY	23
<i>Hyounghun Joe ; Cheolsoo Park ; Hyungtak Kim ; Youngmin Kim</i>	
MULTI-THRESHOLD VOLTAGES GRAPHENE BARRISTOR-BASED TERNARY ALU	25
<i>Sunghye Park ; Sunmean Kim ; Seokhyeong Kang</i>	
AREA EFFICIENT MULTI-THRESHOLD NULL CONVENTION LOGIC.....	27
<i>Prashanthi Metku ; Minsu Choi ; Kyung Ki Kim ; Yong-Bin Kim</i>	
A 28GHZ DIRECT CONVERSION RECEIVER IN 65NM CMOS FOR 5G MMWAVE RADIO.....	29
<i>Soyeon Kim ; Byeonghyeon Kim ; Yongho Lee ; Seungsoo Kim ; Hyunchol Shin</i>	
A 28GHZ QUADRATURE UP-CONVERSION TRANSMITTER IN 65NM CMOS FOR 5G MMWAVE RADIO	31
<i>Byeonghyeon Kim ; Soyeon Kim ; Yongho Lee ; Seungsoo Kim ; Hyunchol Shin</i>	
LOW JITTER AND LOW POWER PLL:TOWARDS THE UTOPIA	38
<i>Xiang Gao</i>	
DESIGN AND AUTOMATIC GENERATION OF HIGH-SPEED CIRCUITS FOR WIRELINE COMMUNICATIONS	40
<i>Jaeduk Han ; Eric Chang ; Elad Alon</i>	
A LOW-POWER 20 GBPS MULTI-PHASE MDLL-BASED DIGITAL CDR WITH RECEIVER EQUALIZATION.....	42
<i>Heejae Hwang ; Jongsun Kim</i>	
ADVANDED DESIGN VERIFICATION AND DEBUGGING TECHNIQUES BASED ON OPTICAL FAULT ISOLATION METHOD	44
<i>Ghil-Geun Oh ; Jong-Ho Eun ; Shin-Young Chung ; Brandon Lee</i>	
OPTIMIZATION TECHNIQUE OF MEMORY TRAFFIC FOR FPGA-BASED IMAGE PROCESSING SYSTEM	46
<i>Kenta Nishiguchi ; Toshiyuki Inoue ; Akira Tsuchiya ; Kazunori Ogohara ; Keiji Kishine</i>	
SCHEDULING OF MALLEABLE TASKS WITH DMA-BASED COMMUNICATION	48
<i>Kana Shimada ; Takuma Hikida ; Hiroki Nishikawa ; Ittetsu Taniguchi ; Hiroyuki Tomiyama</i>	
FUNCTION-LEVEL MODULE SHARING IN HIGH-LEVEL SYNTHESIS	50
<i>Ryohei Nozaki ; Hiroki Nishikawa ; Ittetsu Taniguchi ; Hiroyuki Tomiyama</i>	
PERFORMANCE IMPROVEMENT FOR STACKED-LAYER DATA BUS RECONSTRUCTION ON COMPLETE TIMING PERIOD.....	52
<i>Chia-Chun Tsai</i>	
A POWER SUPPLY REJECTION COMPENSATED EXTERNAL CAPACITOR-LESS LOW DROP-OUT REGULATOR.....	54
<i>Tian Guo ; Jiho Moon ; Jeongjin Roh</i>	

A WIDE-INPUT-RANGE ULTRASONIC POWER REGULATOR WITH AN ADAPTIVE VOLTAGE GENERATOR FOR IMPLANTABLE APPLICATIONS	56
<i>Wei-Jun Liao ; Tsung-Heng Tsai</i>	
SINGLE-STAGE RECTIFYING CONSTANT-CURRENT CONSTANT-VOLTAGE CHARGER FOR WIRELESS CHARGING	59
<i>Wing-Hung Ki ; Lin Cheng ; Xinyuan Ge ; Chi-Ying Tsui</i>	
A HARDWARE-EFFICIENT TSV REPAIR SCHEME BASED ON BUTTERFLY TOPOLOGY	63
<i>Minho Cheng ; Hyunyul Lim ; Taehyun Kim ; Sungho Kang</i>	
ONLINE MACHINE LEARNING-BASED TEMPERATURE PREDICTION FOR THERMAL-AWARE NOC SYSTEM	65
<i>Kun-Chih Jimmy Chen ; Yuan-Hou Liao</i>	
VLSI IMPLEMENTATION OF AREA-EFFICIENT PARALLELIZED NEURAL NETWORK ACCELERATOR USING HASHING TRICK	67
<i>Tae Koan Yoo ; Jong Kang Park ; Jong Tae Kim</i>	
MICRO DARKNET FOR INFERENCE: ESL REFERENCE FOR INFERENCE ACCELERATOR DESIGN	69
<i>Min-Zhi Ji ; Wei-Chung Tseng ; Ting-Jia Wu ; Bo-Rong Lin ; Chung-Ho Chen</i>	
NOISE TOLERANCE OF AN ENERGY-SCALABLE DEEP LEARNING MODEL WITH TWO EXTREME BIT-PRECISIONS	71
<i>Sangwoo Jung ; Jaeha Kung</i>	
MAXIMUM ERROR-AWARE DESIGN OF APPROXIMATE ARRAY MULTIPLIERS	73
<i>Kenta Shirane ; Takahiro Yamamoto ; Itetsu Taniguchi ; Yuko Hara-Azumi ; Shigeru Yamashita ; Hiroyuki Tomiyama</i>	
SCALABLE MULTI-DSP ARCHITECTURE WITH CLOCK ADAPTATION FOR IOT ACCESS POINT	75
<i>Kuan-Chieh Chao ; Terng-Yin Hsu</i>	
LUCAS-KANADE OPTICAL FLOW BASED CAMERA MOTION ESTIMATION APPROACH	77
<i>Zelin Meng ; Xiangbo Kong ; Lin Meng ; Hiroyuki Tomiyama</i>	
HYBRID CONCURRENT DRIVING TECHNIQUE FOR LARGE TOUCH SCREEN PANELS	79
<i>Summair A. Malik ; Saad Arslan ; Hyung Won Kim ; Jaehun Jun ; Hyunkyoo Park</i>	
STOCHASTIC CIRCUIT DESIGN OF IMAGE CONTRAST STRETCHING	81
<i>Shao-I Chu ; Yi-Ming Lee ; Chen-En Hsieh ; Jiun-Han Yen ; Yu-Jung Huang</i>	
A WIDEBAND DIFFERENTIAL LOW NOISE AMPLIFIER FOR TVWS APPLICATIONS IN 130 NM CMOS TECHNOLOGY	83
<i>Huo Yingge ; Imran Ali ; Kang-Yoon Lee</i>	
A LOW-POWER PIEZOELECTRIC SPEAKER DRIVER USING LC OSCILLATOR FOR ACOUSTIC COMMUNICATION	85
<i>Eunseok Lee ; Sujin Park ; Nahmil Koo ; Seonghwan Cho</i>	
DESIGN OF A HIGH PERFORMANCE RF ENERGY HARVESTER FOR WIDE INPUT POWER RANGE	87
<i>Muhammad Basim ; Danial Khan ; Khuram Shahzad ; Qurat Ul Ain ; Muhammad Asif ; Muhammad Ali ; Kang-Yoon Lee</i>	
A HYBRID HARDWARE ESTIMATION OF THE ANGLE OF ARRIVAL FOR INDUSTRIAL IOT PURPOSES	89
<i>Gianfranco Avitabile ; Antonello Florio ; Giovanni Piccinni</i>	
AN SDR-BASED WSN TESTBED FOR RF FRONT END SIMULATION AND EXPERIMENTATION	91
<i>Herlan Kester Benitez ; Christian Haven Cabuso ; Maria Theresa De Leon ; John Richard Hizon ; Marc Rosales</i>	
TRANSITION-DELAY TEST METHODOLOGY FOR DESIGNS WITH SELF-GATING	93
<i>Jihye Kim ; Sangjun Lee ; Minho Moon ; Sungho Kang</i>	
DESIGN AND IMPLEMENTATION A SELF-STARTING THERMAL ENERGY HARVESTER WITH RESONANT STARTUP AND MAXIMUM POWER POINT TRACKING CAPABILITIES/OR WIRELESS SENSOR NODES	95
<i>Phoebe Laine Panis ; Maria Sophia Ralota ; Joenard Matanguihan ; Anastacia Alvarez ; John Richard Hizon ; Marc Rosales ; Christopher Santos ; Maria Theresa De Leon</i>	
IMPLEMENTATION OF INTEGRATING A HIGH RESOLUTION TIME-TO-DIGITAL CONVERTER WITH AN EMBEDDED PROCESSOR SYSTEM ON LOW-COST FPGA	97
<i>Wei-Da Chen ; You-Chen Zhang ; Hui-Yu Liang</i>	
SUPPORTING SERIAL INTERFACES ON VIRTUAL SOC PLATFORMS TO DEVELOP SENSOR APPLICATIONS	101
<i>Hyeonguk Jang ; Kyuseung Han ; Sukho Lee ; Jae-Jin Lee</i>	

MODEL-BASED PARALLELIZATION FOR SIMULINK MODELS ON MULTICORE CPUS AND GPUS	103
<i>Zhaoqian Zhong ; Masato Edahiro</i>	
TUNABLE PRE-EMPHASIS ARCHITECTURE FOR DOWNSTREAM DATA IN LONG-HAUL PON SYSTEMS	105
<i>Tatsuya Maekawa ; Yusaku Miwa ; Akihito Uno ; Daisuke Ito ; Makoto Nakamura</i>	
A HYBRID EXECUTION APPROACH TO IMPROVE THE PERFORMANCE OF DATAFLOW APPLICATIONS	107
<i>Mattis Hasler ; Robert Wittig ; Emil Matiš ; Gerhard Fettweis</i>	
PROJECTION MATCHING PURSUIT BASED DOA ESTIMATION SCHEME AND ITS FPGA IMPLEMENTATION	109
<i>Wei-Hsuan Ma ; Kuan-Ying Chang ; Kuan-Ting Chen ; Yin-Tsung Hwang ; Jin-Fa Lin</i>	
AN ADAPTIVE PA MODULATION INDEX CONTROLLER WITH TEMPERATURE COMPENSATION FOR DSRC APPLICATIONS	111
<i>Imran Ali ; Muhammad Asif ; Yasser Mohammadi Qaragoz ; Muhammad Riaz Ur Rehman ; Kang-Yoon Lee</i>	
A 4-WAY MATRIX MULTIPLY UNIT FOR HIGH THROUGHPUT MACHINE LEARNING ACCELERATOR	113
<i>Seung Chan Lee ; Tae Hee Han</i>	
TUNABLE COMPACT PROBING DETECTOR WITH FAST ANALYSIS TIME AGAINST INVASIVE ATTACKS	115
<i>Young-Woo Lee ; Youngkwang Lee ; Minho Moon ; Sungho Kang</i>	
NTX: A 260 GFLOP/SW STREAMING ACCELERATOR FOR OBLIVIOUS FLOATING-POINT ALGORITHMS IN 22 NM FD-SOI	117
<i>Fabian Schuiki ; Michael Schaffner ; Luca Benini</i>	
OUTLIER-AWARE TIME-MULTIPLEXING MAC FOR HIGHER ENERGY-EFFICIENCY ON CNNs	119
<i>Eunji Kwon ; Yesung Kang ; Seokhyeong Kang</i>	
CMOS SUBTHRESHOLD BALANCED INPUT-DIFFERENTIAL OUTPUT FOUR-QUADRANT MULTIPLIER FOR TEAGER ENERGY OPERATOR BASED SYSTEMS	122
<i>Sumaiyah I. Khan ; Soliman A. Mahmoud</i>	
A WIDEBAND DIFFERENTIAL VCO BASED ON DOUBLE-SHORT-PATH LOOP ARCHITECTURE	126
<i>Daisuke Ito ; Tomotaka Tanaka ; Makoto Nakamura ; Keiji Kishine</i>	
FREQUENCY DISCRIMINATOR USING A SIMPLE AD CONVERTER FOR INTERFACE SYSTEMS	128
<i>Sanshiro Kimura ; Atsuto Imajo ; Toshiyuki Inoue ; Akira Tsuchiya ; Keiji Kishine</i>	
CONVOLUTIONAL NEURAL NETWORK-BASED JAYWALKING DATA GENERATION AND CLASSIFICATION	132
<i>Jaeseo Park ; Yunsoo Lee ; Jun Ho Heo ; Suk-Ju Kang</i>	
A NEW SCAN CHAIN REORDERING METHOD FOR LOW POWER CONSUMPTION BASED ON CARE BIT DENSITY	134
<i>Kyunghwan Cho ; Jihye Kim ; Hyunggoy Oh ; Sangjun Lee ; Sungho Kang</i>	
CUSTOMIZED WAKE-UP WORD WITH KEY WORD SPOTTING USING CONVOLUTIONAL NEURAL NETWORK	136
<i>Tsung-Han Tsai ; Ping-Cheng Hao</i>	
NONLINEAR TIME SERIES ANALYSIS OF COUPLED BURSTING NEURON MODEL DEPENDING ON COUPLING STRENGTH	138
<i>Yoko Uwate ; Yoshifumi Nishio</i>	
ULTRA-FAST AND ENERGY-EFFICIENT WRITE-COMPUTING OPERATION FOR NEUROMORPHIC COMPUTING	140
<i>Liang Chang ; Zhaohao Wang ; Youguang Zhang ; Weisheng Zhao</i>	
VISUALIZATION OF NEURON DATA USING NONLINEAR TECHNIC	142
<i>Yoko Uwate ; Yoshifumi Nishio ; Marie Engelene J. Obien ; Urs Frey</i>	
NONLINEAR BEHAVIOR OF UNMANNED AERIAL VEHICLE BASED ON OSCILLATION DYNAMICS	146
<i>Kizashi Fukushima ; Tadashi Tsubone</i>	
LOAD INDEPENDENT PARALLEL RESONANT INVERTER	148
<i>Hiroo Sekiya ; Yuta Ozawa ; Xiuqin Wei</i>	
BASIC CIRCUIT DESIGN OF HIGH STEP-UP RATIO DC-DC CONVERTER	150
<i>S. Uchino ; T. Yamamoto ; F. Mohamad ; K. Shinohara ; T. Iida ; T. Kousaka ; H. Ohtagaki ; H. Asahara</i>	
CLUSTELING METHODS USING SYNCHRONIZATION OF CHAOTIC CIRCUIT NETWORKS	152
<i>Yoshifumi Nishio ; Yoko Uwate</i>	

A HIGH-PERFORMANCE PEDESTRIAN DETECTOR AND ITS IMPLEMENTATION ON EMBEDDED SYSTEMS FOR HYPERMARKET ENVIRONMENT	154
<i>Kuan-Hung Chen ; Jesse Der-Chian Deng ; Yin-Tsung Hwang</i>	
LOW COMPLEXITY LICENSE PLATE RECOGNITION SYSTEM.....	156
<i>Chung-Bin Wu ; Guan-Jing Chen ; Chien-Cheng Yu</i>	
APPLICATION OF BLIND-SIGNAL-PROCESSING ALGORITHM IN IMAGE SEPARATION - BLIND-SIGNAL-PROCESSING IN IMAGE SEPARATION	158
<i>Chuen-Yau Chen ; Cheng-Yuan Lin ; Wei-Ching Liu ; Yen-Ting Chen</i>	
OVERVIEW OF MEMORY DESIGN FOR NEXT GENERATION APPLICATIONS	162
<i>Tony Tae-Hyoung Kim</i>	
CHALLENGES IN CIRCUIT DESIGNS OF NONVOLATILE-MEMORY BASED COMPUTING-IN-MEMORY FOR AI EDGE DEVICES	164
<i>Cheng-Xin Xue ; Meng-Fan Chang</i>	
A BIT-PRECISION RECONFIGURABLE DIGITAL IN-MEMORY COMPUTING MACRO FOR ENERGY-EFFICIENT PROCESSING OF ARTIFICIAL NEURAL NETWORKS.....	166
<i>Hyunjoon Kim ; Qian Chen ; Taeyeun Yoo ; Tony Tae-Hyoung Kim ; Bongjin Kim</i>	
ENERGY-EFFICIENT DNN-TRAINING WITH STRETCHABLE DRAM REFRESH CONTROLLER AND CRITICAL-BIT PROTECTION	168
<i>Duy-Thanh Nguyen ; Ik-Joon Chang</i>	
MODELLING OF PHASE CHANGE MEMORY(PCM) CELL FOR CIRCUIT SIMULATION.....	170
<i>Jun-Young Kweon ; Yun-Heup Song ; Tony Tae-Hyoung Kim</i>	
AI 32TFLOPS AUTONOMOUS DRIVING PROCESSOR ON AI-WARE WITH ADAPTIVE POWER SAVING	174
<i>Youngsu Kwon ; Yongcheol Peter Cho ; Jeongmin Yang ; Jaehoon Chung ; Kyoung-Seon Shin ; Jinho Han ; Chan Kim ; Chun-Gi Lyuh ; Hyun-Mi Kim ; Insan Jeon ; Min-Seok Choi</i>	
DESIGN OF HIGH-SPEED AND AREA-EFFICIENT CARTESIAN TO POLAR COORDINATE CONVERTERS USING LOGARITHMIC NUMBER SYSTEMS	180
<i>Tso-Bing Juang ; Cong-Yi Lin ; Guan-Zhong Lin</i>	
RESISTIVE SWITCHING BEHAVIOR OF SOLUTION-PROCESSED ALOX, BASED RRAM WITH NI AND TIN TOP ELECTRODE AT LOW ANNEALING TEMPERATURES.....	182
<i>Zongjie Shen ; Cezhou Zhao ; Li Yang ; Chun Zhao</i>	
DATA GATHERING AND APPLICATION TO BUILDING ENERGY OPTIMIZATION WITH SENSITIVITY ANALYSIS FOR IOT APPLICATIONS	184
<i>Sanghyuk Lee ; Jaehoon Cha ; Kyeong Soo Kim</i>	
LOW COST HAND GESTURE CONTROL IN COMPLEX ENVIRONMENT USING RASPBERRY PI.....	186
<i>Chana Chansri ; Jakkree Srinonchat ; Eng Gee Lim ; Ka Lok Man</i>	
A NOVEL GLOBAL MAXIMUM POWER POINT TRACKING METHOD BASED ON SHADING DETECTION	188
<i>Ziqiang Bi ; Jieming Ma ; Ka Lok Man ; Yong Yue ; Jeremy S. Smith</i>	
MULTI-CARRIER SIGNAL DETECTION USING CONVOLUTIONAL NEURAL NETWORKS	190
<i>Julius Ruseckas ; Gediminas Molis ; Aušra Mackute-Varoneckiene ; Tomas Krilavicius</i>	
UNCOMPENSATED ROBUST RAIL-TO-RAIL NEW AMPLIFIER STRUCTURE COMPATIBLE WITH DRIVERS OF LCD PANELS.....	192
<i>Imtinan B. Attili ; Soliman A. Mahmoud</i>	
63.2PS AT 1.2V DYNAMIC COMPARATOR IN 65NM CMOS TECHNOLOGY	194
<i>Jun Yuan ; Xiaobin Tang</i>	
A 6NW SEVENTH-ORDER OTA-C BAND PASS FILTER FOR CONTINUOUS WAVELET TRANSFORM.....	196
<i>Maha S. Diab ; Soliman A. Mahmoud</i>	
FLIPPING RECTIFIERS FOR PIEZOELECTRIC VIBRATION ENERGY HARVESTING.....	198
<i>Wan-Ling Wu ; Yong-Zheng Wang ; Ching-Yuan Yang</i>	
A 5.8GHZ 9.5 DBM CLASS-E POWER AMPLIFIER FOR DSRC APPLICATIONS	202
<i>Yasser Mohammadi Qaragoz ; Imran Ali ; Seong Jin Kim ; Kang-Yoon Lee</i>	
ULTRA-LOW POWER RECTANGULAR FIELD PROGRAMMABLE ANALOGUE ARRAYS FOR BIOMEDICAL APPLICATIONS.....	204
<i>Maha S. Diab ; Soliman Mahmoud</i>	
EVALUATIONS OF ELECTRONIC NEURON MODEL FOR LOW POWER VLSI IMPLEMENTATION	206
<i>Yixuan He ; Kyung Ki Kim ; Yong-Bin Kim</i>	

EFFECT OF RANDOM MODULATION SWITCHING SCHEMES ON HARMONICS AND CE LEVELS OF A BUCK CONVERTER	208
<i>Muhammad Faisal ; Javad Yousaf ; Wansoo Nah</i>	
SUITABLE-COMPENSATION CIRCUIT DESIGN FOR A PAM4 TRANSMITTER IN 180-NM CMOS	210
<i>Yudai Ichii ; Ryosuke Noguchi ; Toshiyuki Inoue ; Akira Tsuchiya ; Keiji Kishine</i>	
A NOVEL HYBRID ANALOG DESIGN OPTIMIZER WITH PARTICLE SWARM OPTIMIZATION AND MODERN DEEP NEURAL NETWORKS.....	212
<i>Ahmed Elsiginy ; Mohamed Elmahdy ; Eman Azab</i>	
A DESIGN OF LOW INRUSH CURRENT LOW DROPOUT REGULATOR USING THE METHOD OF PRE-CHARGING THE LOAD	214
<i>Yong-Deok Ahn ; Su-Jin Oh ; Sung-Jin Kim ; Kang-Yoon Lee</i>	
THROUGHPUT IMPROVEMENT OF AN AUTOCORRELATION BLOCK FOR TIME SYNCHRONIZATION IN OFDM-BASED LIFI	219
<i>Erwin Setiawan ; Trio Adiono</i>	
DESIGN OF MULTICYCLE PATH ACCELERATOR FOR NEURAL NETWORK.....	221
<i>Cheol-Won Jo ; Kwang-Yeob Lee</i>	
ENERGY-QUALITY SCALABILITY OF HYPERDIMENSIONAL COMPUTING FOR CHARACTER RECOGNITION IN 65NM CMOS.....	225
<i>Alec Xavier Manabat ; Celine Rose Marcelo ; Alfonso Louis Quinquito ; Anastacia Alvarez</i>	
MARKER-BASED WATERSHED ALGORITHM FOR SEGMENTATION OF THE INFRARED IMAGES.....	227
<i>Manikanta Prahlad Manda ; Chansu Park ; Byeongcheol Oh ; Hi-Seok Kim</i>	
A CONFIGURABLE LINEAR PA RAMP CONTROLLER FOR DSRC APPLICATIONS IN 130 NM CMOS TECHNOLOGY.....	229
<i>Muhammad Asif ; Imran Ali ; Yasser Mohammadi Qaragoz ; Muhammad Basim ; Kang-Yoon Lee</i>	
PEAK VARIATION DETECTION USING VARIABLE LENGTH MOVING AVERAGE FILTER FOR DEFECTS INSPECTION SYSTEMS	231
<i>Ho-Yun Lee ; Yeon-Jin Kim ; Do-Yeon Hwang ; Jin-Gyun Chung</i>	
REAL TIME HIGH ACCURACY PHASE DIFFERENCE MEASUREMENT FOR PARALLEL MULTI-CHANNEL SENSORS.....	233
<i>Muhammad Riaz Ur Rehman ; Imran Ali ; Pervesh Kumar ; Sungjin Kim ; Kang-Yoon Lee</i>	
REDUNDANCY ANALYSIS BASED ON FAULT DISTRIBUTION FOR MEMORY WITH COMPLEX SPARES.....	235
<i>Hayoung Lee ; Donghyun Han ; Seungtaek Lee ; Sungho Kang</i>	
ANALYSIS OF PERFORMANCE VARIATION OF COMPOSITE LOGIC IN 7NM CMOS TECHNOLOGY USING SBD EFFECT BASED ON TDDB.....	237
<i>Sayali Patil ; Young Bae Kim ; Haiqing Nan ; Li Li ; Ken Choi</i>	
FPGA REVERSE ENGINEERING IN VIVADO DESIGN SUITE BASED ON X-RAY PROJECT.....	239
<i>Hoyoung Yu ; Hyung-Min Lee ; Youngjoo Shin ; Youngmin Kim</i>	
STANDING WAVE OSCILLATOR BASED CLOCK DISTRIBUTION MINIMIZING EQUIVALENT CAPACITANCE FOR PROCESS AND TEMPERATURE VARIATION.....	241
<i>Gyunam Jeon ; Kyung Ki Kim ; Yong-Bin Kim</i>	
NOVEL 4-TRANSISTORS TERNARY INVERTER CIRCUIT USING CARBON-NANOTUBE FIELD -EFFECT TRANSISTORS	243
<i>Olivier Betschi ; Ken Choi</i>	
DESIGN OF HAND SKELETON EXTRACTION ACCELERATOR FOR A REAL-TIME HAND GESTURE RECOGNITION	245
<i>Seonyoung Lee ; Haengson Son ; Yunjeong Kim ; Kyoungwon Min</i>	
GPU ARCHITECTURE OPTIMIZATION FOR MOBILE COMPUTING	247
<i>Abdulsami Aldahlawi ; Yang-Bin Kim ; Kyung Ki Kim</i>	
LATENCY-INSENSITIVE CONTROLLER FOR CONVOLUTIONAL NEURAL NETWORK ACCELERATORS	249
<i>Youngho Seo ; Sanghun Lee ; Sunwoo Kim ; Jooho Wang ; Sungkyung Park ; Chester Sungchung Park</i>	
DUAL PATH BINARY NEURAL NETWORK.....	251
<i>Pei-Yin Chen ; Chi-Huan Tang ; Wei-Ting Chen ; Hui-Liang Yu</i>	
SCALING BIT-FLEXIBLE NEURAL NETWORKS	253
<i>Yun-Nan Chang ; Yu-Tang Tin</i>	
THE SPARSITY AND ACTIVATION ANALYSIS OF COMPRESSED CNN NETWORKS IN A HW CNN ACCELERATOR MODEL.....	255
<i>Mi-Young Lee ; Joo-Hyun Lee ; Jin-Kyu Kim ; Byung-Jo Kim ; Ju-Yeob Kim</i>	

DESIGN OF CARDIAC STATUS INDICATOR AND R-R INTERVAL ADJUSTMENT CIRCUITS	257
<i>Sandhya Surendarraj ; Yellappa Palagani ; Jun Rim Choi</i>	
AN RRAM-BASED ANALOG NEURON DESIGN FOR THE WEIGHTED SPIKING NEURAL NETWORK	259
<i>Chaeun Lee ; Jaehyun Kim ; Kiyoung Choi</i>	
DEVELOPMENT OF AN IOT-BASED AQUAPONICS MONITORING AND CORRECTION SYSTEM WITH TEMPERATURE-CONTROLLED GREENHOUSE	261
<i>Lean Karlo S. Tolentino ; Edmon O. Fernandez ; Romeo L. Jorda ; Shayne Nathalie D. Amora ; Daniel Kristopher T. Bartolata ; Joshua Ricart V. Sarucam ; June Carlo L. Sobrepeña ; Kristine Yvonne P. Sombol</i>	
DEVELOPMENT OF A SPECTRAL FEATURE EXTRACTION USING ENHANCED MFCC FOR RESPIRATORY SOUND ANALYSIS	263
<i>Wally Enrico M. Ingco ; Rosula Sj. Reyes ; Patricia Angela R. Abu</i>	
FLEXIBLE EMBEDDED AI SYSTEM WITH HIGH-SPEED NEUROMORPHIC CONTROLLER	265
<i>Young Hyun Yoon ; Su Yeon Jang ; Do Young Choi ; Seung Eun Lee</i>	
ECG HEARTBEAT CLASSIFICATION USING A SINGLE LAYER LSTM MODEL	267
<i>Amrita Rana ; Kyung Ki Kim</i>	
LOSSLESS COMPRESSION OF LRU CACHE STACK	271
<i>Mong Tee Sim</i>	
IMPROVING OF DYNAMIC IRDROP PERFORMANCE IN FINFET SOC DESIGN	273
<i>Changseok Choi ; Minji Lee ; Sungjun Lim ; Kieyong Park ; Hosoon Shin ; Yongseok Kang ; Woo Hyun Paik</i>	
EFFECTIVE UTILIZATION OF MODERN MOBILE CPU'S ASYMMETRIC CHARACTERISTICS	275
<i>Sodam Han ; Yonghee Yun ; Young Hwan Kim</i>	
RUNTIME ESTIMATION MODEL BASED GRAPH PARTITIONING FOR PARALLEL CUSTOM INSTRUCTION SELECTION	277
<i>Chenglong Xiao ; Shanshan Wang ; Wanjun Liu ; Haicheng Qu ; Xinlin Wang</i>	
AN INNOVATIVE I/O BUDGETING METHODOLOGY FOR HIERARCHICAL SOC DEVELOPMENT	279
<i>Manas Ranjan Meher ; Wolfgang Ullmann</i>	
CONFIGURABLE CNN SOC CO-PROCESSOR ARCHITECTURE	281
<i>Joshua Adiel Wijaya ; Trio Adiono</i>	
CNN INFERENCE SIMULATOR FOR ACCURATE AND EFFICIENT ACCELERATOR DESIGN	283
<i>Seong Bin Choi ; Sang Seol Lee ; Sung Joon Jang</i>	
REAL-TIME OBJECT SIZE MEASUREMENT	285
<i>Dong Wan Roh ; Jae Wook Jeon</i>	
HARDWARE ARCHITECTURE DESIGN FOR TEMPLATE MATCHING	287
<i>Dong Wan Roh ; Jae Wook Jeon</i>	
PROGRAMMABLE OF A FREQUENCY FOR CONCURRENT DRIVING SIGNALS OF TOUCH SCREEN CONTROLLER	289
<i>Jiun Hong ; Hyungwon Kim ; Unsang Yu ; Hongju Lee</i>	
DATA RANDOMIZATION FOR MULTI-VARIANT EXECUTION ENVIRONMENT	291
<i>Dongil Hwang ; Jangseop Shin ; Jeehwan Kim ; Yunheung Paek</i>	
FAST SIMULATION METHOD FOR ANALOG DEEP BINARIZED NEURAL NETWORKS	293
<i>Chaeun Lee ; Jaehyun Kim ; Jihun Kim ; Jaehyun Kim ; Cheol Seong Hwang ; Kiyoung Choi</i>	
AN EFFICIENT SCAN CHAIN DIAGNOSIS FOR STUCK-AT AND TRANSITION FAULTS	295
<i>Hyeonchan Lim ; Seokjun Jang ; Seunghwan Kim ; Sungho Kang</i>	
HARDWARE IMPLEMENTATION OF MINIMUM FILTER BASED ON 2-D CUMULATIVE HISTOGRAM	297
<i>Seungmin Lee ; Bongsoon Kang</i>	
AN IMPLEMENTATION OF THE SYSTEM ON CHIP CONTROL SYSTEM FOR A FPGA-BASED COMPUTER VISION ACCELERATOR	299
<i>Eunchong Lee ; Sung-Joon Jang ; Sang-Seol Lee</i>	
A 1.2 GHZ BANDWIDTH BASEBAND ANALOG CIRCUIT IN 65NM CMOS FOR MILLIMETER-WAVE RADIO	301
<i>Jungah Kim ; Shinil Chang ; Seungsoo Kim ; Hyunchol Shin</i>	
ZERO-DEGREE TL BASED DUAL-BAND WILKINSON POWER DIVIDER FOR MULTI-BAND WIRELESS APPLICATIONS	303
<i>Fu-Xing Liu ; Xiao-Yu Zhang ; Chun-He Quan ; Jong-Chul Lee</i>	
PLL-BASED CLOCK AND DATA RECOVERY FOR SSC EMBEDDED CLOCK SYSTEMS	309
<i>Miao-Shan Li ; Yen-Kuei Lu ; Ching-Yuan Yang ; Chin-Lung Lin</i>	

COUNTER-BASED EYE-OPEN MONITORING SYSTEM DESIGN FOR HIGH-SPEED SERIAL INTERFACE	311
<i>Kyung-Sub Son ; Namyong Kim ; Jin-Ku Kang</i>	
Author Index	