

2019 Electrical Design of Advanced Packaging and Systems (EDAPS 2019)

**Kaohsiung, Taiwan
16 – 18 December 2019**



**IEEE Catalog Number: CFP19EDP-POD
ISBN: 978-1-7281-2433-9**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19EDP-POD
ISBN (Print-On-Demand):	978-1-7281-2433-9
ISBN (Online):	978-1-7281-2432-2
ISSN:	2151-1225

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A SUB-HARMONIC INJECTION PHASE LOCKED LOOP WITH SPUR REDUCTION TECHNIQUE	1
<i>Wen-Cheng Lai ; Sheng-Lyang Jang ; Wei-Te Liu ; Yan-Cu Lin</i>	
A LOW-EMISSION ABSORPTIVE WIDEBAND COMMON-MODE FILTER DESIGN	4
<i>Yu-Jen Chen ; Cheng-Nan Chiu ; Yu-Chou Chuang ; Tzu-Chian Lin</i>	
HIGH-SENSITIVITY MAGNETIC PROBE DESIGN ON EMI MEASUREMENT FOR MICRO-CONTROLLER	7
<i>Tzu-Hao Ho ; Han-Nien Lin ; Wei-Ding Tseng ; Jia-Yu Huang ; Yu-Lin Tsai</i>	
DESIGN AND CHARACTERISTIC CALIBRATION OF TEM CELL FOR IC RADIATION EMC TEST	11
<i>Tzu-Hao Ho ; Han-Nien Lin ; Po-Ning Ko ; Yu-Chun Huang ; Huei-Chun Hsiao ; Jie-Kuan Li</i>	
LTCC DIELECTRIC CONSTANT AND LOSS TANGENT EXTRACTION BY THRU-LINE METHOD IN STRIPLINE	14
<i>Yu-Heng Cai ; Hsin-Chia Lu ; Jonas Fran ; Ta-Fu Cheng ; Tim Lin</i>	
DIFFERENTIAL SERPENTINE DELAY LINE USING STRONGLY-COUPLED TURNS WITH TIMING-OFFSET DIFFERENTIAL SIGNAL	17
<i>Chih-Chen Yeh ; Yi-Hsuan Lu ; Chun-Long Wang</i>	
MODELING OF HIGH-FREQUENCY SWITCHING POWER NOISE IN VOLTAGE REGULATOR MODULE	20
<i>Yen-Hao Chen ; Ding-Bing Lin ; Shao-Huai Chiu</i>	
REDUCTION OF COMMON-MODE NOISE IN BENT DIFFERENTIAL INTERCONNECTS FOR PAM4 SIGNALING	23
<i>Andries Deroo ; Martijn Huynen ; Hendrik Rogier ; Quinten Van Den Brande ; Dries Vande Ginste ; Hao-Wei Chan ; Ruey-Beei Wu</i>	
HIGH Q-FACTOR 3D SOLENOID INDUCTOR ON INFO PACKAGE FOR RF SYSTEM INTEGRATION	26
<i>Tzu-Chun Tang ; Chia-Chia Lin ; Che-Wei Hsu ; Chun-Lin Lu ; Chung-Hao Tsai ; Kai-Chiang Wu ; Han-Ping Pu ; Chung-Shi Liu ; Chuei-Tang Wang ; Doug Yu</i>	
MODELING, SIMULATION AND MEASUREMENT OF ON-CHIP INTERCONNECTS WITH EXTREMELY THIN SI SUBSTRATE FOR FLEXIBLE ELECTRONICS	29
<i>Seungtaek Jeong ; Seongsoo Lee ; Boogyo Sim ; Seokwoo Hong ; Hyunwook Park ; Subin Kim ; Jounggho Kim ; Jaehak Lee ; Junyeop Song</i>	
ESTIMATION OF WIREBONDED PACKAGE INDUCTANCE AND RESISTANCE USING STATISTICAL DOE/RSM	32
<i>Kamna Ashu ; Jimmy Johansson ; Raj Pugo</i>	
POWER INTEGRITY COMPARISON OF OFF-CHIP, ON-INTERPOSER, ON-CHIP VOLTAGE REGULATORS IN 2.5D/3D ICS	35
<i>Subin Kim ; Kyungjun Cho ; Shinyoung Park ; Hyunwook Park ; Seongguk Kim ; Seungtaek Jeong ; Kyungjune Son ; Jounggho Kim</i>	
NOVEL ANTENNA-IN-PACKAGE DESIGN FOR AUTOMOTIVE SURROUND-VIEW RADAR SYSTEMS	38
<i>Yen-Ju Lu ; Shih-Chia Chiu ; Wen-Zhou Wu</i>	
FAST AND ACCURATE DEEP NEURAL NETWORK (DNN) MODEL EXTENSION METHOD FOR SIGNAL INTEGRITY (SI) APPLICATIONS	41
<i>Hyunwook Park ; Junyong Park ; Daehwan Lho ; Seongguk Kim ; Seungtaek Jeong ; Gapyeol Park ; Subin Kim ; Hyungmin Kang ; Boogyo Sim ; Kyungjune Son ; Taein Shin ; Jounggho Kim</i>	
ELECTRICAL AND THERMAL CO-ANALYSIS OF THERMALLY EFFICIENT SIP FOR HIGH PERFORMANCE APPLICATIONS	44
<i>Sang Kyu Kim ; Dankyung Suk Oh ; Seungtae Hwang ; Bang Weon Lee ; Seung Yong Cha ; Tae Hun Kim</i>	
POWER DELIVERY NETWORK STEP LOAD RESPONSE AND 1ST DROOP FORMULATION	47
<i>Loke Yip Foo</i>	
LATENCY INSERTION METHOD WITH VARIABLE TIME STEP	53
<i>Gene Shiue ; José E. Schutt-Ainé ; Patrick Goh</i>	
SIMULATION OF REFLECTION NOISE IN SMALL SINGLE-END SERPENTINE DELAY LINE IN A PRACTICAL SERVER PCB	56
<i>Wei-Min Che ; Chien-Yuan Huang ; Shih-Chieh Lin ; Ping-Yueh Lai ; Chih-Hsin Lu ; Yu-Xiang Wang ; Guang-Hwa Shiue</i>	

THREE-DIMENSIONAL STACKING MINIATURIZATION AND HIGH FREQUENCY OF RESONANT RING	59
<i>Hao-Wei Chen ; Chi-Jui Lee ; Sung-Mao Wu</i>	
DESIGN OF WIDEBAND FUNCTIONAL VIA STRUCTURES FOR LTCC MULTILAYER SUBSTRATES UP TO 110 GHZ.....	62
<i>Ömer F. Yildiz ; Christian Schuster</i>	
SIGNAL INTEGRITY ANALYSIS FOR DUAL-STRIPLINE DESIGN	65
<i>Nick K. H. Huang ; Bin-Chyi Tseng</i>	
BAYESIAN OPTIMIZATION FOR HIGH-SPEED CHANNEL EQUALIZATION	68
<i>Zurab Kiguradze ; Nana Dikhaminjia ; Mikheil Tsiklauri ; Jiayi He ; Bhyrav Mutnury ; Arun Chada ; James Drewniak</i>	
ULTRA-THIN CAPACITORS BASED ON CARBON NANOFIBERS WITH ULTRA-HIGH CAPACITANCE DENSITY	71
<i>Sascha Krause ; Rickard Andersson ; Maria Bylund ; Amin M Saleem ; Mohammad Kabir ; Vincent Desmaris</i>	
SPARSITY CONSTRAINED REGRESSION FOR HIGH-SPEED SIGNAL INTEGRITY MODELING.....	74
<i>Jiacheng Zhuo ; Jiayi He ; Zurab Kiguradze ; Bhyrav Mutnury ; James Drewniak</i>	
ENHANCED POWER AND SIGNAL INTEGRITY THROUGH LAYOUT OPTIMIZATION OF HIGH-SPEED MEMORY SYSTEMS.....	77
<i>Pei-Yang Weng ; Chi-Hsuan Cheng ; Tzong-Lin Wu ; Ching-Huei Chen ; James Chen ; Evelyn Kuo ; Chun-Lin Liao ; Bhyrav Mutnury</i>	
SUPPLY INDUCED APERTURE UNCERTAINTY-AWARE TARGET IMPEDANCE METHODOLOGY TO SOLVE RFIC RECEIVER DESIGN CHALLENGE BASED ON PDN ANALYSIS	80
<i>Michael Chang</i>	
DESIGN OF HIGH-SPEED LINKS VIA A MACHINE LEARNING SURROGATE MODEL FOR THE INVERSE PROBLEM	83
<i>R. Trinchero ; M. Ahadi Dolatsara ; K. Roy ; M. Swaminathan ; F. G. Canavero</i>	
ACHIEVING BEAMFORMING USING A DUAL-FED PATCH ANTENNA ARRAY WITH FSS TRANSMIT-ARRAY FOR 5G BASE-STATION APPLICATIONS.....	86
<i>Chi-Hau Yang ; Chung-Yi Hsu ; Hung-Wei Chung ; Lih-Tyng Hwang</i>	
A MM-WAVE LOW-LOSS TRANSITION FROM MICROSTRIP LINE TO AIR-FILLED SUBSTRATE INTEGRATED WAVEGUIDE ON PRINTED CIRCUIT BOARD TECHNOLOGY	90
<i>Cheng-Wu Ting ; Kao-Chi Chen ; Siang Chen ; Tzong-Lin Wu</i>	
INTERLEAVED POWER TRANSMISSION LINE FOR MITIGATION OF DIGITAL TO RF DESENSE	93
<i>Chun-Ming Huang ; Ruey-Beei Wu</i>	
DESIGN AND MEASUREMENT OF A 28 GHZ GLASS BAND PASS FILTER BASED ON GLASS INTERPOSERS FOR 5G APPLICATIONS.....	96
<i>Gayeol Park ; Kyungjun Cho ; Kyungjune Son ; Hyunwook Park ; Daehwan Lho ; Seongguk Kim ; Taemin Shin ; Youngwoo Kim ; Jounggho Kim ; Atom Watanabe ; Pulugurtha Markondeya Raj ; Venky Sundaram ; Rao Tummala</i>	
SI ANALYSIS OF ELECTRO-OPTIC INTERCONNECTS FOR NEXT GENERATION SERDES IN WLP-SIP.....	99
<i>Yu-Sheng Lin ; Ruey-Beei Wu</i>	
TEMPERATURE-AWARE CLOSED-FORM MATRIX RATIONAL APPROXIMATION MODEL FOR CROSSTALK ANALYSIS OF MULTI-WALLED CARBON NANOTUBE INTERCONNECTS.....	102
<i>Surila Guglani ; Amit Kumar ; Rahul Kumar ; Brajesh K. Kaushik ; Rohit Sharma ; Ramachandra Achar ; Sourajeet Roy</i>	
HIGH PERFORMANCE LOW COST PACKAGE AND PLATFORM DESIGN FOR 56G PAM4 SERDES.....	105
<i>Qi Zhu ; Hank Wu ; Kusuma Matta ; Oluwafemi Akinwale</i>	
DESIGN AND ANALYSIS OF HIGH-DEFINITION MULTIMEDIA INTERFACE CONNECTORS CONSIDERING SIGNAL INTEGRITY	108
<i>Gaurav Kumar ; Gayeol Park ; Hyunwook Park ; Daehwan Lho ; Junyong Park ; Jounggho Kim ; Junho Lee ; Seongmin Choi</i>	
MULTIPHYSICS APPROACH USING COMPUTATIONAL FLUID DYNAMICS FOR SIGNAL INTEGRITY ANALYSIS IN HIGH SPEED SERIAL LINKS.....	111
<i>Sunil Pathania ; Mallikarjun Vasa ; Ashish Shrivastava ; Sanjay Kumar ; Vijender Kumar ; Sukumar Muthusamy ; P K Seema ; Bhyrav Mutnury ; Rohit Sharma</i>	
SELF-DECOUPLED, 5G NR77/78/79 TWO-ANTENNA SYSTEM FOR NOTEBOOK COMPUTERS	114
<i>Wei-Hsuan Chang ; Saou-Wen Su ; Bin-Chyi Tseng</i>	

PCB INTEGRATED INDUCTOR DESIGN OPTIMIZED AND ELECTRICAL PERFORMANCE ANALYSIS FOR POWER MODULE DEVELOPMENT	117
<i>Shu-Ting Yang ; Chi-Hao Chiang ; Yu-Chang Hsieh ; Pao-Nan Lee ; Chen-Chao Wang</i>	
NOISE COUPLING ANALYSIS METHOD FOR AN ELECTRONIC SAFETY AND ARMING DEVICE (ESAD)	120
<i>Hyungmin Kang ; Subin Kim ; Daehwan Lho ; Hyunwook Park ; Boogyo Sim ; Jounggho Kim</i>	
DIELECTRIC CHARACTERIZATION OF PRINTED CIRCUIT BOARD BY MICROSTRIP LINE UP TO 110 GHZ	123
<i>Chien-Chang Huang ; Chang-Lin Peng ; Po-Yen Lin ; Bing-Han Yang ; Kuan-Chien Cheng ; Wen-Tsao Fu</i>	
FAST PHYSICAL VERIFICATION FOR 16NM PACKAGE ELECTRICAL PERFORMANCE	126
<i>Hong Shi ; Chao-Chin Lee ; Chia-Hui Chu ; Shian-Min Chiou ; Po-Wei Chiu ; Dennis Leung</i>	
A NOVEL DYNAMIC PI SIMULATION METHODOLOGY INCLUDING NON-LINEAR PMIC CHARACTERISTICS FOR DDR5 MODULE	129
<i>Jonghoon J. Kim ; Kun Joo ; Jinseong Yun ; Jaeyoung Shin ; Sungjoo Park ; Jeonghyeon Cho ; Yongho Cho ; Jonghyoung Lim</i>	
DUAL CURRENT BASED POWER DISCHARGE MODEL FOR EMBEDDED USB HOST-DEVICES SYSTEM	132
<i>Maneesh Kumar Pandey ; Mohit Goyal ; Parul Kumar Sharma ; Rohit Sharma</i>	
Author Index	