

2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2019)

**Cancun, Mexico
9 – 11 December 2019**



**IEEE Catalog Number: CFP19389-POD
ISBN: 978-1-7281-1958-8**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19389-POD
ISBN (Print-On-Demand):	978-1-7281-1958-8
ISBN (Online):	978-1-7281-1957-1
ISSN:	2325-6532

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A CATALOG AND IN-HARDWARE EVALUATION OF OPEN-SOURCE DROP-IN COMPATIBLE RISC-V SOFTCORE PROCESSORS	1
<i>Carsten Heinz ; Yannick Lavan ; Jaco Hofmann ; Andreas Koch</i>	
A HIGH LEVEL SYNTHESIS APPROACH FOR APPLICATION SPECIFIC DMA CONTROLLERS.....	9
<i>Tomohiro Kida ; Yuichi Kawamata ; Yuichiro Shibata ; Kentaro Sano</i>	
A LIBRARY OF FSM-BASED FLOATING-POINT ARITHMETIC FUNCTIONS ON FPGAS	11
<i>Atiyehsadat Panahi ; Keaten Stokke ; David Andrews</i>	
A RUNTIME POWER-AWARE PHASE PREDICTOR FOR CGRAS.....	19
<i>Guilherme Korol ; Michael Jordan ; Raul Silveira Silva ; Monica Magalhães Pereira ; Marcelo Brandalero ; Mateus Beck Rutzig ; Antonio Carlos Schneider Beck</i>	
AGILE SMT-BASED MAPPING FOR CGRAS WITH RESTRICTED ROUTING NETWORKS	27
<i>Caleb Donovick ; Makai Mann ; Clark Barrett ; Pat Hanrahan</i>	
ALMOST-ZERO LOGIC IMPLEMENTATION OF TROIKA HASH FUNCTION ON RECONFIGURABLE DEVICES.....	35
<i>Tolga Yalçin ; Elif Bilge Kavun</i>	
AN FPGA ACCELERATOR FOR EMBEDDED MICROCONTROLLERS IMPLEMENTING A TERNARIZED BACKPROPAGATION ALGORITHM	41
<i>Tatsuya Kaneko ; Hiroshi Momose ; Tetsuya Asai</i>	
AN OPEN-SOURCE PLATFORM FOR EVALUATION OF HARDWARE IMPLEMENTATIONS OF LIGHTWEIGHT AUTHENTICATED CIPHERS	49
<i>Abubakr Abdulgadir ; William Diehl ; Jens-Peter Kaps</i>	
APPROXIMATE ADDER TREE SYNTHESIS FOR FPGAS	54
<i>Sina Boroumand ; Philip Brisk</i>	
BFLOAT MLP TRAINING ACCELERATOR FOR FPGAS.....	62
<i>Andrei Hagiescu ; Martin Langhammer ; Bogdan Pasca ; Philip Colangelo ; Jason Thong ; Niayesh Ilkhani</i>	
COMPILER-BASED HIGH-LEVEL SYNTHESIS OF APPLICATION-SPECIFIC PROCESSORS ON FPGAS	67
<i>Patrick Plagwitz ; Franz-Josef Streit ; Andreas Becher ; Stefan Wildermann ; Jürgen Teich</i>	
CYCLE-ACCURATE DEBUGGING OF MULTI-CLOCK RECONFIGURABLE SYSTEMS	75
<i>Habib Ul Hasan Khan ; Gökhan Akgün ; Ariel Podlubne ; Felix Wegener ; Amir Moradi ; Diana Göhringer</i>	
DECISION-TREE BASED PIXEL CLASSIFICATION FOR REAL-TIME CITRUS SEGMENTATION ON FPGA.....	80
<i>Ismael-Antonio Dávila-Rodríguez ; Marco-Aurelio Nuño-Maganda ; Yahir Hernández-Mier ; Said Polanco-Martagón</i>	
DESIGN OF A FLEXIBLE SCHÖNHAGE-STRASSEN FFT POLYNOMIAL MULTIPLIER WITH HIGH-LEVEL SYNTHESIS TO ACCELERATE HE IN THE CLOUD.....	88
<i>Kevin Millar ; Marcin Lukowiak ; Stanislaw Radziszowski</i>	
DESIGN OF HIGH THROUGHPUT FPGA-BASED TESTBED FOR ACCELERATING ERROR CHARACTERIZATION OF LDPC CODES.....	93
<i>Burak Unal ; Md Sahil Hassan ; Joshua Mack ; Nirmal Kumbhare ; Ali Akoglu</i>	
EFFICIENT FPGA-BASED RECONFIGURABLE ACCELERATORS FOR SIMON CRYPTOGRAPHIC ALGORITHM ON EMBEDDED PLATFORMS.....	101
<i>Arkan Alkamil ; Darshika G. Perera</i>	
EFFICIENT FPGA COST-PERFORMANCE SPACE EXPLORATION USING TYPE-DRIVEN PROGRAM TRANSFORMATIONS.....	109
<i>Cristian Urlea ; Wim Vanderbauwhede ; Syed Waqar Nabi</i>	
EFFICIENT OPENCL ACCELERATORS FOR CANNY EDGE DETECTION ALGORITHM ON A CPU-FPGA PLATFORM	111
<i>Samah Rahamneh ; Lina Sawalha</i>	
EFFICIENT UTILIZATION OF DSPS AND BRAMS REVISITED: NEW AES-GCM RECIPES ON FPGAS.....	116
<i>Elif Bilge Kavun ; Nele Mentens ; Jo Vliegen ; Tolga Yalçin</i>	
ELECTRONIC SYSTEM LEVEL POWER AND PERFORMANCE ANALYSIS FOR MULTI-PROCESSOR-SYSTEM-ON-CHIP	118
<i>Muhammad Mudussir Ayub ; Habibullah Ahmadzay ; Josef Eckmüller ; Franz Kreupl</i>	

FPGA-ACCELERATED DECISION TREE CLASSIFIER FOR REAL-TIME SUPERVISION OF BLUETOOTH SOC	120
<i>Abdelrahman Elkanishy ; Derrick T. Rivera ; Paul M. Furth ; Abdel-Hameed A. Badawy ; Youssef Aly ; Christopher P. Michael</i>	
FPGA-BASED ACCELERATORS OF FULLY PIPELINED MODULAR MULTIPLIERS FOR HOMOMORPHIC ENCRYPTION	125
<i>Sunwoong Kim ; Keewoo Lee ; Wonhee Cho ; Jung Hee Cheon ; Rob A. Rutenbar</i>	
FPGA-BASED ACCURATE PEDESTRIAN DETECTION WITH THERMAL CAMERA FOR SURVEILLANCE SYSTEM	133
<i>Ryosuke Kuramochi ; Masayuki Shimoda ; Youki Sada ; Shimpei Sato ; Hiroki Nakahara</i>	
FPGA-ROS: METHODOLOGY TO AUGMENT THE ROBOT OPERATING SYSTEM WITH FPGA DESIGNS	138
<i>Ariel Podlubne ; Diana Göhringer</i>	
FULL HARDWARE IMPLEMENTATION OF THE POST-QUANTUM PUBLIC-KEY CRYPTOGRAPHY SCHEME ROUNDS	143
<i>Michal Andrzejczak ; Farnoud Farahmand ; Kris Gaj</i>	
HIGH-SPEED RING OSCILLATOR BASED SENSORS FOR REMOTE SIDE-CHANNEL ATTACKS ON FPGAS	145
<i>Joseph Gravelier ; Jean-Max Dutertre ; Yannick Teglia ; Philippe Loubet-Moundi</i>	
HIGH THROUGHPUT AND LOW LATENCY LZ4 COMPRESSOR ON FPGA	153
<i>Tomáš Beneš ; Matej Bartík ; Pavel Kubalík</i>	
IDOCCHIP - A CONFIGURABLE HARDWARE ARCHITECTURE FOR HISTORICAL DOCUMENT IMAGE PROCESSING: TEXT LINE EXTRACTION	158
<i>Menbere Kina Tekleyohannes ; Vladimir Rybalkin ; Muhammad Mohsin Ghaffar ; Norbert Wehn ; Andreas Dengel</i>	
IMPLEMENTATION AND DESIGN SPACE EXPLORATION OF A TURBO DECODER IN HIGH-LEVEL SYNTHESIS	166
<i>Wesley Stirk ; Jeff Goeders</i>	
ISOMORPHIC SUBGRAPH-BASED PROBLEM REDUCTION FOR RESOURCE MINIMAL MODULO SCHEDULING	171
<i>Patrick Sittel ; Nicolai Fiege ; Martin Kumm ; Peter Zipf</i>	
LOW AREA OVERHEAD CUSTOM BUFFERING FOR FFT	179
<i>Nils Voss ; Stephen Girdlestone ; Tobias Becker ; Oskar Mencer ; Wayne Luk ; Georgi Gaydadjiev</i>	
MIXED-SIGNAL SPIN/CHARGE RECONFIGURABLE ARRAY FOR ENERGY-AWARE COMPRESSIVE SIGNAL PROCESSING	187
<i>Adrian Tatulian ; Soheil Salehi ; Ronald F. Demara</i>	
ON THE INFLUENCE OF THE FPGA COMPILER OPTIMIZATION OPTIONS ON THE SUCCESS OF THE HORIZONTAL ATTACK	195
<i>Ievgen Kabin ; Alejandro Sosa ; Zoya Dyka ; Dan Klann ; Peter Langendoerfer</i>	
RECONFIGURABLE REAL-TIME VIDEO PIPELINES ON SRAM-BASED FPGAS	200
<i>Andrew E. Wilson ; Michael Wirthlin</i>	
ROS-ENABLED HARDWARE FRAMEWORK FOR EXPERIMENTAL ROBOTICS	207
<i>Beck Strohmmer ; Anders Bøgild ; Anders Stengaard Sørensen ; Leon Bonde Larsen</i>	
RTRLIB: A HIGH-LEVEL MODELING TOOL FOR THE IMPLEMENTATION OF DYNAMICALLY PARTIAL RECONFIGURABLE SYSTEM-ON-CHIPS	209
<i>Regina Marcela Ivo ; Daniel M. Muñoz</i>	
SEIBA: AN FPGA OVERLAY-BASED APPROACH TO RAPID APPLICATION DEVELOPMENT	214
<i>David Wilson ; Greg Stitt</i>	
TCD-NPE: A RE-CONFIGURABLE AND EFFICIENT NEURAL PROCESSING ENGINE, POWERED BY NOVEL TEMPORAL-CARRY-DEFERRING MACS	222
<i>Ali Mirzaeian ; Houman Homayoun ; Avesta Sasan</i>	
THE IMPACT OF ADOPTING COMPUTATIONAL STORAGE IN HETEROGENEOUS COMPUTING SYSTEMS	230
<i>Sen Ma ; Shanyuan Gao</i>	
TURTLE: A LOW-COST FAULT INJECTION PLATFORM FOR SRAM-BASED FPGAS	238
<i>Corbin Thurlow ; Hayden Rowberry ; Michael Wirthlin</i>	
ULTRASHARE: FPGA-BASED DYNAMIC ACCELERATOR SHARING AND ALLOCATION	246
<i>Siavash Rezaei ; Eli Bozorgzadeh ; Kanghee Kim</i>	
VOLCAN: SYSTEM INTEGRATION OF HLS AND HMC ON FPGAS	251
<i>Abhi D. Rajagopala ; Ron Sass ; Andrew G. Schmidt</i>	
Author Index	