

# **2019 IEEE International Integrated Reliability Workshop (IIRW 2019)**

**South Lake Tahoe, California, USA  
13 – 17 October 2019**



**IEEE Catalog Number: CFP19IRW-POD  
ISBN: 978-1-7281-2204-5**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19IRW-POD
ISBN (Print-On-Demand):	978-1-7281-2204-5
ISBN (Online):	978-1-7281-2203-8
ISSN:	1930-8841

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# IIRW 2019 Table of Contents

<b>IIRW 2019 Committees</b> .....	vi
<b>IIRW 2019 Program Schedule</b> .....	ix
<b>IIRW 2020 Call for Papers</b> .....	xiii
<b>Foreword</b> .....	xiv
<b>Keynote</b> .....	xvi
<b>Summaries of Invited Papers</b> .....	xvii

## Technical Papers

<b>Reliability Engineering Enabling Continued Logic for Memory Device Scaling</b> .....	1
<i>B. J. O'Sullivan, R. Ritzenthaler, E. Dentoni Litta, E. Simoen, V. Machkaoutsan, P. Fazan, Y-H. Ji, C. Kim, A. Spessot, D. Linten, and N. Horiguchi</i>	
<b>Dynamic <math>V_{TH}</math> Tracking for Cross-Temperature Suppression in 3D-TLC NAND Flash</b> .....	12
<i>Cristian Zambelli, Enrico Ferro, Luca Crippa, Rino Micheloni, and Piero Olivo</i>	
<b>Circuit Reliability of Low-Power RRAM-Based Logic-in-Memory Architectures</b> .....	16
<i>Tommaso Zanotti, Francesco Maria Puglisi, and Paolo Pavan</i>	
<b>Low-Frequency Noise Measurements for Electromigration Characterization in BEOL Interconnects</b> .....	21
<i>S. Beyne, K. Croes, O. Varela Pedreira, L. Arnoldi, M. H. van der Veen, I. De Wolf, and Zs. Tőkei</i>	
<b>PCB Strip Scale Numerical Study on Vacuum Molded Underfill Void Entrapment in FC-POP Devices</b> .....	30
<i>Moon Soo Lee, In Hak Baick, Minwoo Lee, Byungwook Kim, Miji Lee, Hanbyul Kang, Jinseok Kim, Hwasung Rhee, and Sangwoo Pae</i>	
<b>Moisture Influence on Reliability and Electrical Characteristics of SiOC:H Low-<math>\kappa</math> Dielectric Material</b> .....	35
<i>Matthias Vidal-Dhō, Quentin Hubert, Patrice Gonon, Bernard Pelissier, Pascal Fornara, Jean-Philippe Escales, Pascale Potard, Jean-Michel Moragues, and Jean-Luc Ogier</i>	
<b>Reliability in Stacked Gate-All-Around Si Nanowire Devices: Time-Dependent Variability and Full Degradation Mapping</b> .....	39
<i>Adrian Chasin, Erik Bury, Jacopo Franco, Ben Kaczer, Gerhard Rzepa, Vamsi Putcha, Pieter Weckx, Romain Ritzenthaler, Hans Mertens, Naoto Horiguchi, and Dimitri Linten</i>	
<b>Impact of Fin Height on Bias Temperature Instability of Memory Periphery FinFETs</b> .....	47
<i>M. Boubaaya, B.J. O'Sullivan, J. Franco, E.D. Litta, R. Ritzenthaler, E. Dupuy, V. Machkaoutsan, P. Fazan, C. Kim, D. Benaceur-Doumaz, A. Ferhat Hamida, B. Djeddar, A. Spessot, D. Linten, and N. Horiguchi</i>	
<b>On Correlation between Hot-Carrier Stress Induced Device Parameter Degradation and Time-Zero Variability</b> .....	52
<i>Alexander Makarov, Philippe Roussel, Erik Bury, Michiel Vandemaele, Alessio Spessot, Dimitri Linten, Ben Kaczer, and Stanislav Tyaginov</i>	

<b>RFID Tag Failure after Thermal Overstress</b> .....	56
<i>Emre Ozturk, Mike J. Dikkers, Kevin M. Batenburg, Cora Salm, and Jurriaan Schmitz</i>	
<b>Middle of the Line Dielectrics Reliability and Percolation Modelling through 65nm to 28nm Nodes</b> .....	60
<i>X. Federspiel, J. Jasse, D. Ney, D. Roy, and M. Rafik</i>	
<b>Moisture Diffusion in Dense SiO<sub>2</sub> and Ultra Low K Integrated Stacks</b> .....	64
<i>Vivien Cartailier, Grégory Imbert, Véronique Guyader, Marc Juhel, Patrick Lamontagne, Mustapha Rafik, David Ney, Daniel Benoit, Catherine Chaton, Jean Baptiste Moulard, Marie-Astrid Pin, Geneviève Duchamp, and Hélène Frémont</i>	
<b>Characterization and Modeling of Single Charge Trapping in MOS Transistors</b> .....	69
<i>Michael Walzl</i>	
<b>Compact Model of the Entire I-V Characteristic for Accurate Description of the Asymmetric Degradation of pMOSFETs during Off-State Stress</b> .....	78
<i>Brecht Truijfen, Jacopo Franco, Philippe J. Roussel, and Dimitri Linten</i>	
<b>Statistical Characterization of BTI and RTN using Integrated pMOS Arrays</b> .....	82
<i>B. Stampfer, M. Simicic, P. Weckx, A. Abbasi, B. Kaczer, T. Grasser, and M. Walzl</i>	
<b>Minimum Energy Paths for Non-Adiabatic Charge Transitions in Oxide Defects</b> .....	87
<i>D. Waldhoer, Y. Wimmer, A.-M. El-Sayed, W. Goes, M. Walzl, and T. Grasser</i>	
<b>A Comparative Study of TiN Thickness Scaling Impact on DC and AC NBTI Kinetics in Replacement Metal Gate pMOSFETs</b> .....	92
<i>Longda Zhou, Qianqian Liu, Zhigang Ji, Hong Yang, Hao Xu, Haojie Jiang, Ying Luo, Huaxiang Yin, and Wenwu Wang</i>	
<b>Impact of BTI Stress on RF Small Signal Parameters of FDSOI MOSFETs</b> .....	98
<i>Talha Chohan, Stefan Slesazec, Jens Trommer, Gernot Krause, Germain Bossu, Steffen Lehmann, and Thomas Mikolajick</i>	
<b>Impact of Hot Carrier Stress on RF FOMs in 10-nm Bulk N-Channel FinFETs</b> .....	102
<i>Anshul Gupta, Charu Gupta, Reinaldo A. Vega, and Abhisek Dixit</i>	
<b>Regular Posters</b>	
<b>Impact of Mechanical Strain on 22 nm FDSOI Device Performance using Nanoindentation</b> .....	106
<i>S. Schlipf, A. Clausner, J. Paul, S. Capecchi, G. Kurz, and E. Zschech</i>	
<b>Improving the Memory Window/Resistance Variability Trade-Off for 65nm CMOS Integrated HfO<sub>2</sub> Based Nanoscale RRAM Devices</b> .....	110
<i>Jubin Hazra, Maximilian Liehr, Karsten Beckmann, Sarah Rafiq, and Nathaniel Cady</i>	
<b>Exploring Negative Bias Temperature Instability in Tri-Gate MOSFETs through Electrically Detected Magnetic Resonance</b> .....	114
<i>Kenneth J. Myers, Patrick M. Lenahan, Brad C. Bittel, and Inanc Meric</i>	
<b>A Study on Evaluation of Interface Defect Density on High-κ/SiO<sub>2</sub>/Si and SiO<sub>2</sub>/Si Gate Stacks using Scanning Nonlinear Dielectric Microscopy</b> .....	118
<i>Koharu Suzuki, Kohei Yamasue, and Yasuo Cho</i>	
<b>Spatially-Resolved Evaluation of Interface Defect Density on Macrostepped SiO<sub>2</sub>/SiC using Local Deep Level Transient Spectroscopy</b> .....	122
<i>Anna Hosaka, Kohei Yamasue, Judith Woerle, Gabriel Ferro, Ulrike Grossner, Massimo Camarda, and Yasuo Cho</i>	

<b>Application of Single Pulse Dynamics to Model Program and Erase Cycling-Induced Defects in the Tunnel Oxide of Charge-Trapping Devices</b> .....	126
<i>J. P. Bastos, A. Arreghini, D. Verreck, F. Schanovsky, R. Degraeve, D. Linten, M. Rosmeulen, G. Van den Bosch, and A. Furnémont</i>	
<b>Mitigation of Soft Error Rate using Design, Process and Material Improvements</b> .....	129
<i>Krishna Mohan Chavali</i>	
<b>Impact of Hot Carrier Degradation on GIDL Current in 45nm SOI-NFETs</b> .....	134
<i>Charu Gupta, Anshul Gupta, and Abhisek Dixit</i>	
<b>Boxcar Averaging Based Scanning Nonlinear Dielectric Microscopy and Its Application to Carrier Distribution Imaging on 2D Semiconductors</b> .....	138
<i>Kohei Yamasue and Yasuo Cho</i>	
<b>Open Posters</b>	
<b>TDDB in a Deuterated Low-K Interlayer Dielectric</b> .....	142
<i>J. R. Lloyd, P. M. Lenahan, N. Mahmud, and R. J. Waskiewicz</i>	
<b>Summaries of Tutorials</b> .....	146
<b>Discussion Group Slides</b> .....	149
<b>Group Photos</b> .....	165
<b>Author Index</b> .....	172