2019 IEEE International Integrated Reliability Workshop (IIRW 2019)

South Lake Tahoe, California, USA
13 – 17 October 2019

IEEE Catalog Number: CFP19IRW-POD
ISBN: 978-1-7281-2204-5

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19IRW-POD
ISBN (Print-On-Demand):	978-1-7281-2204-5
ISBN (Online):	978-1-7281-2203-8
ISSN:	1930-8841

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

IIRW 2019 Table of Contents

IIRW 2019 Committees vi

IIRW 2019 Program Schedule ix

IIRW 2020 Call for Papers xiii

Foreword xiv

Keynote xvi

Summaries of Invited Papers xvii

Technical Papers

Reliability Engineering Enabling Continued Logic for Memory Device Scaling 1
B. J. O'Sullivan, R. Ritzenthaler, E. Dentoni Litta, E. Simoen, V. Machkaoutsan, P. Fazan, Y-H. Ji, C. Kim, A. Spessot, D. Linten, and N. Horiguchi

Dynamic V_{TH} Tracking for Cross-Temperature Suppression in 3D-TLC NAND Flash 12
Cristian Zambelli, Enrico Ferro, Luca Crippa, Rino Micheloni, and Piero Olivo

Circuit Reliability of Low-Power RRAM-Based Logic-in-Memory Architectures 16
Tommaso Zanotti, Francesco Maria Puglisi, and Paolo Pavan

Low-Frequency Noise Measurements for Electromigration Characterization in BEOL Interconnects 21
S. Beyne, K. Croes, O. Varela Pedreira, L. Arnoldi, M. H. van der Veen, I. De Wolf, and Zs. Tőkei

PCB Strip Scale Numerical Study on Vacuum Molded Underfill Void Entrapment in FC-POP Devices 30
Moon Soo Lee, In Hak Baick, Minwoo Lee, Byungwook Kim, Miji Lee, Hanbyul Kang, Jinseok Kim, Hwasung Rhee, and Sangwoo Pae

Moisture Influence on Reliability and Electrical Characteristics of SiOC:H Low-κ Dielectric Material 35
Matthias Vidal-Dhô, Quentin Hubert, Patrice Gonon, Bernard Pelissier, Pascal Fornara, Jean-Philippe Escales, Pascale Potard, Jean-Michel Moragues, and Jean-Luc Ogier

Reliability in Stacked Gate-All-Around Si Nanowire Devices: Time-Dependent Variability and Full Degradation Mapping 39
Adrian Chasin, Erik Bury, Jacopo Franco, Ben Kaczer, Gerhard Rzepa, Vamsi Putcha, Pieter Weckx, Romain Ritzenthaler, Hans Mertens, Naoto Horiguchi, and Dimitri Linten

Impact of Fin Height on Bias Temperature Instability of Memory Periphery FinFETs 47
M. Boubaaya, B.J. O'Sullivan, J. Franco, E.D. Litta, R. Ritzenthaler, E. Dupuy, V. Machkaoutsan, P. Fazan, C. Kim, D. Benaceur-Doumaz, A. Ferhat Hamida, B. Djezzar, A. Spessot, D. Linten, and N. Horiguchi

On Correlation between Hot-Carrier Stress Induced Device Parameter Degradation and Time-Zero Variability 52
Alexander Makarov, Philippe Roussel, Erik Bury, Michiel Vandemaele, Alessio Spessot, Dimitri Linten, Ben Kaczer, and Stanislav Tyaginov

RFID Tag Failure after Thermal Overstress 56
Emre Ozturk, Mike J. Dikkers, Kevin M. Batenburg, Cora Salm, and Jurriaan Schmitz

Middle of the Line Dielectrics Reliability and Percolation Modelling through 65nm to 28nm Nodes 60
X. Federspiel, J. Jasse, D. Ney, D. Roy, and M. Rafik

Moisture Diffusion in Dense SiO_2 and Ultra Low K Integrated Stacks 64
Vivien Cartailler, Grégory Imbert, Véronique Guyader, Marc Juhel, Patrick Lamontagne, Mustapha Rafik, David Ney, Daniel Benoit, Catherine Chaton, Jean Baptiste Moulard, Marie-Astrid Pin, Geneviève Duchamp, and Hélène Frémont

Characterization and Modeling of Single Charge Trapping in MOS Transistors 69
Michael Waltl

Compact Model of the Entire I-V Characteristic for Accurate Description of the Asymmetric Degradation of pMOSFETs during Off-State Stress 78
Brecht Truijen, Jacopo Franco, Philippe J. Roussel, and Dimitri Linten

Statistical Characterization of BTI and RTN using Integrated pMOS Arrays 82
B. Stampfer, M. Simicic, P. Weckx, A. Abbasi, B. Kaczer, T. Grasser, and M. Waltl

Minimum Energy Paths for Non-Adiabatic Charge Transitions in Oxide Defects 87
D. Waldhoer, Y. Wimmer, A.-M. El-Sayed, W. Goes, M. Waltl, and T. Grasser

A Comparative Study of TiN Thickness Scaling Impact on DC and AC NBTI Kinetics in Replacement Metal Gate pMOSFETs 92
Longda Zhou, Qianqian Liu, Zhigang Ji, Hong Yang, Hao Xu, Haojie Jiang, Ying Luo, Huaxiang Yin, and Wenwu Wang

Impact of BTI Stress on RF Small Signal Parameters of FDSOI MOSFETs 98
Talha Chohan, Stefan Slesazeck, Jens Trommer, Gernot Krause, Germain Bossu, Steffen Lehmann, and Thomas Mikolajick

Impact of Hot Carrier Stress on RF FOMs in 10-nm Bulk N-Channel FinFETs 102
Anshul Gupta, Charu Gupta, Reinaldo A. Vega, and Abhisek Dixit

Regular Posters

Impact of Mechanical Strain on 22 nm FDSOI Device Performance using Nanoindentation 106
S. Schlipf, A. Clausner, J. Paul, S. Capecchi, G. Kurz, and E. Zschech

Improving the Memory Window/Resistance Variability Trade-Off for 65nm CMOS Integrated HfO_2 Based Nanoscale RRAM Devices 110
Jubin Hazra, Maximilian Liehr, Karsten Beckmann, Sarah Rafiq, and Nathaniel Cady

Exploring Negative Bias Temperature Instability in Tri-Gate MOSFETs through Electrically Detected Magnetic Resonance 114
Kenneth J. Myers, Patrick M. Lenahan, Brad C. Bittel, and Inanc Meric

A Study on Evaluation of Interface Defect Density on High-κ/SiO_2/Si and SiO_2/Si Gate Stacks using Scanning Nonlinear Dielectric Microscopy 118
Koharu Suzuki, Kohei Yamasue, and Yasuo Cho

Spatially-Resolved Evaluation of Interface Defect Density on Macrostepped SiO_2/SiC using Local Deep Level Transient Spectroscopy 122
Anna Hosaka, Kohei Yamasue, Judith Woerle, Gabriel Ferro, Ulrike Grossner, Massimo Camarda, and Yasuo Cho

Application of Single Pulse Dynamics to Model Program and Erase Cycling-Induced Defects in the Tunnel Oxide of Charge-Trapping Devices 126
J. P. Bastos, A. Arreghini, D. Verreck, F. Schanovsky, R. Degraeve, D. Linten, M. Rosmeulen, G. Van den Bosch, and A. Furnémont

Mitigation of Soft Error Rate using Design, Process and Material Improvements 129
Krishna Mohan Chavali

Impact of Hot Carrier Degradation on GIDL Current in 45nm SOI-NFETs 134
Charu Gupta, Anshul Gupta, and Abhisek Dixit

Boxcar Averaging Based Scanning Nonlinear Dielectric Microscopy and Its Application to Carrier Distribution Imaging on 2D Semiconductors 138
Kohei Yamasue and Yasuo Cho

Open Posters

TDDB in a Deuterated Low-K Interlayer Dielectric 142
J. R. Lloyd, P. M. Lenahan, N. Mahmud, and R. J. Waskiewicz

Summaries of Tutorials 146

Discussion Group Slides 149

Group Photos 165

Author Index 172