2019 International Conference on Field-Programmable Technology (ICFPT 2019)

Tianjin, China 9 – 13 December 2019



IEEE Catalog Number: CFP19528-POD **ISBN:**

978-1-7281-2944-0

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP19528-POD
ISBN (Print-On-Demand):	978-1-7281-2944-0
ISBN (Online):	978-1-7281-2943-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2019 International Conference on Field-Programmable Technology (ICFPT) ICFPT 2019

Table of Contents

Message from the General Chair and Program Co-Chairs xy
Conference Organization xxi
Program Committee xviii
Supporters and Sponsors xx

Oral Session 1: AI and Machine Learning

Training Deep Neural Networks in Low-Precision with High Accuracy Using FPGAs .1 Sean Fox (The University of Sydney), Julian Faraone (The University of Sydney), David Boland (The University of Sydney), Kees Vissers (Xilinx Inc.), and Philip H.W. Leong (The University of Sydney)
A Machine Learning Approach for Power Gating the FPGA Routing Network .10 Zeinab Seifoori (Sharif University of Technology), Hossein Asadi (Sharif University of Technology), and Mirjana Stojilovi (Ecole Polytechnique Fédérale de Lausanne)
 Exploring Resource-Efficient Acceleration Algorithm for Transposed Convolution of GANs on FPGA .19 Xinkai Di (University of Chinese Academy of Sciences & Institute of Electronics, CAS), Haigang Yang (University of Chinese Academy of Sciences & Institute of Electronics, CAS), Zhihong Huang (University of Chinese Academy of Sciences & Institute of Electronics, CAS), Ning Mao (University of Chinese Academy of Sciences & Institute of Electronics, CAS), Yiping Jia (University of Chinese Academy of Sciences & Institute of Electronics, CAS), and Yong Zheng (University of Chinese Academy of Sciences & Institute of Electronics, CAS)
Static Block Floating-Point Quantization for Convolutional Neural Networks on FPGA .28 Hongxiang Fan (Imperial College London), Gang Wang (Lingnan Big Data Institute), Martin Ferianc (Imperial College London), Xinyu Niu (Corerain Technologies), and Wayne Luk (Imperial College London)

Oral Session 2: High Level Synthesis

SkyCastle: A Resource-Aware Multi-Loop Scheduler for High-Level Synthesis .36 Julian Oppermann (Technische Universität Darmstadt), Lukas Sommer (Technische Universität Darmstadt), Lukas Weber (Technische Universität Darmstadt), Melanie Reuter-Oppermann (Karlsruhe Institute of Technology), Andreas Koch (Technische Universität Darmstadt), and Oliver Sinnen (University of Auckland)
Automatic Generation of Multi-Precision Multi-Arithmetic CNN Accelerators for FPGAs .45
Yiren Zhao (University of Cambridge), Xitong Gao (Shenzhen Institutes
of Advanced Technology), Xuan Guo (University of Cambridge), Junyi Liu
(Microsoft Research Cambridge), Erwei Wang (Imperial College London),
Robert Mullins (University of Cambridge), Peter Y. K. Cheung
(Imperiial College London), George Constantinides (Imperial College
London), and Cheng-Zhong Xu (University of Macau)
Synchronizing On-Chip Software and Hardware Traces for HLS-Accelerated Programs .54
Matthew B Ashcraft (Brigham Young University) and Jeffrey Goeders
(Brigham Young University)

Oral Session 3: FPGA Architecture and Soft-Core Processor

An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor .63......
Susumu Mashimo (Kyushu University), Akifumi Fujita (The University of Tokyo), Reoma Matsuo (Nagoya University), Seiya Akaki (The University of Tokyo), Akifumi Fukuda (The University of Tokyo), Toru Koizumi (The University of Tokyo), Junichiro Kadomoto (The University of Tokyo), Hidetsugu Irie (The University of Tokyo), Masahiro Goshima (National Institute of Informatics), Koji Inoue (Kyushu University), and Ryota Shioya (The University of Tokyo)

Time-SWAD: A Dataflow Engine for Time-Based Single Window Stream Aggregation .72..... Prajith Ramakrishnan Geethakumari (Chalmers University of Technology), Vincenzo Gulisano (Chalmers University of Technology), Pedro Trancoso (Chalmers University of Technology), and Ioannis Sourdis (Chalmers University of Technology)

A Coarse-Grained Reconfigurable Architecture with a Fault Tolerant Non-Volatile Configurable Memory .8.1... Takeharu Ikezoe (Keio University), Takuya Kojima (Keio University), and Hideharu Amano (Keio University)

Oral Session 4: High-Throughput Data Processing

Accelerated Approximate Nearest Neighbors Search Through Hierarchical Product Quantization .90..... Ameer M.S. Abdelhadi (Imperial College London), Christos-Savvas Bouganis (Imperial College London), and George A. Constantinides (Imperial College London)

OpenCL Implementation of Cannon's Matrix Multiplication Algorithm on Intel Stratix 10 FPGAs .99..... Paolo Gorlani (Paderborn University), Tobias Kenter (Paderborn University), and Christian Plessl (Paderborn University)

Pipelined Parallel Finite Automata Evaluation .108 Vipula Sateesh (University of Pennsylvania), Connor Mckeon (University of Pennsylvania), Jared Winograd (University of Pennsylvania), and Andre DeHon (University of Pennsylvania)
ZFP-V: Hardware-Optimized Lossy Floating Point Compression .1.17 Gongjin Sun (University of California, Irvine) and Sang-Woo Jun (University of California, Irvine)
Merge-Exchange Sort Based Discrete Gaussian Sampler with Fixed Memory Access Pattern .126 Shanquan Tian (Yale University), Wen Wang (Yale University), and Jakub Szefer (Yale University)
Oral Session 5: FPGA Design Methodologies and Tools
An Overlay for Rapid FPGA Debug of Machine Learning Applications .135 Daniel Holanda Noronha (University of British Columbia), Ruizhe Zhao (Imperial College London), Zhiqiang Que (Imperial College London), Jeffrey Goeders (Brigham Young University), Wayne Luk (Imperial College London), and Steve Wilton (University of British Columbia)
Partitioning FPGA-Optimized Systolic Arrays for Fun and Profit .144 Long Chung Chan (University of Waterloo), Gurshaant Malik (University of Waterloo), and Nachiket Kapre (University of Waterloo)
Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks .153 Yuanlong Xiao (University of Pennsylvania), Dongjoon Park (University of Pennsylvania), Andrew Butt (University of Pennsylvania), Hans Giesen (University of Pennsylvania), Zhaoyang Han (University of Pennsylvania), Rui Ding (University of Pennsylvania), Nevo Magnezi (University of Pennsylvania), Raphael Rubin (University of Pennsylvania), and Andre DeHon (University of Pennsylvania)
Enhanced Heterogeneous Cloud: Transparent Acceleration and Elasticity .162 Jessica Vandebon (Imperial College London), José G. F. Coutinho (Imperial College London), Wayne Luk (Imperial College London), Eriko Nurvitadhi (Intel Corporation), and Mishali Naik (Intel Corporation)

Oral Session 6: Performance-Enhancing FPGA Design Techniques

An Open-Source Lightweight Timing Model for RapidWright .1.7.1. Pongstorn Maidee (Xilinx, Inc.), Chris Neely (Xilinx, Inc.), Alireza Kaviani (Xilinx, Inc.), and Chris Lavin (Xilinx, Inc.)
Unexpected Diversity: Quantitative Memory Analysis for Zynq UltraScale+ Systems .1.79 Kristiyan Manev (University of Manchester), Anuj Vaishnav (University of Manchester), and Dirk Koch (University of Manchester)
In Search of Lost Bandwidth: Extensive Reordering of DRAM Accesses on FPGA .188 Gabor Csordas (Ecole Polytechnique Fédérale de Lausanne), Mikhail Asiatici (Ecole Polytechnique Fédérale de Lausanne), and Paolo Ienne (Ecole Polytechnique Fédérale de Lausanne)

Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs .197..... Lana Josipovi (École polytechnique fédérale de Lausanne), Atri Bhattacharyya (École polytechnique fédérale de Lausanne), Andrea Guerrieri (École polytechnique fédérale de Lausanne), and Paolo Ienne (École polytechnique fédérale de Lausanne)

Oral Session 7: Networking and Data Applications

Implementing and Benchmarking Three Lattice-Based Post-Quantum Cryptography Algorithms Using

Software/Hardware Codesign .206..... Viet B. Dang (George Mason University), Farnoud Farahmand (George Mason University), Michal Andrzejczak (George Mason University), and Kris Gaj (George Mason University)

A High Performance FPGA-Based Accelerator Design for End-to-End Speaker Recognition System .2.15...... Mingjun Jiao (Fudan University), Yue Li (Fudan University), Pengbo Dang (Fudan University), Wei Cao (Fudan University), and Lingli Wang (Fudan University)

High-Throughput and Low-Latency Distributed Management Proxy for Key-Value Store Over 100Gbps Ethernet on FPGA .224. *Jinyu Xie (Fudan University), Yunhui Qiu (Fudan University), Wenbo Yin (Fudan University), and Lingli Wang (Fudan University)*

Poster Papers

Optimized Polynomial Multiplier Over Commutative Rings on FPGAs: A Case Study on BIKE .231 Jingwei Hu (Nanyang Technological University), Wen Wang (Yale University), Ray C.C. Cheung (City University of Hong Kong), and Huaxiong Wang (Nanyang Technological University)
 An OpenCL-Based FPGA Accelerator for Compressed YOLOv2 .235 Anrong Yang (AI Lab of Lenovo Research), Yuanhui Li (AI Lab of Lenovo Research), Hongqiao Shu (AI Lab of Lenovo Research), Jianlin Deng (AI Lab of Lenovo Research), Chuanzhao Ma (AI Lab of Lenovo Research), Zheng Li (AI Lab of Lenovo Research), and Qigang Wang (AI Lab of Lenovo Research)
Secure Internal Communication of a Trustzone-Enabled Heterogeneous Soc Lightweight Encryption .2.39 El Mehdi Benhani (Hubert Curien Laboratory University of Lyon), Cuauhtemoc Mancillas Lopez (CINVESTAV-IPN), and Lilian Bossuet (Hubert Curien Laboratory University of Lyon)
Amoeba-Inspired Hardware SAT Solver with Effective Feedback Control .243 Anh Hoang Ngoc Nguyen (Tokyo Institute of Technology), Masashi Aono (Keio University), and Yuko Hara-Azumi (Tokyo Institute of Technology)
A Study on Switch Block Patterns for Tileable FPGA Routing Architectures .247 Xifan Tang (University of Utah), Edouard Giacomin (University of Utah), Aurélien Alacchi (University of Utah), and Pierre-Emmanuel Gaillardon (University of Utah)

- Resource-Efficient Logarithmic Number Scale Arithmetic for SPN Inference on FPGAs .251..... Lukas Weber (TU Darmstadt), Lukas Sommer (TU Darmstadt), Julian Oppermann (TU Darmstadt), Alejandro Molina (TU Darmstadt), Kristian Kersting (TU Darmstadt), and Andreas Koch (TU Darmstadt)
- SpWMM: A High-Performance Sparse-Winograd Matrix-Matrix Multiplication Accelerator for CNNs .255.... Di Wu (Fudan University), Wei Cao (Fudan University), and Lingli Wang (Fudan University)
- Network Enabled Partial Reconfiguration for Distributed FPGA Edge Acceleration .259..... Alex R. Bucknall (University of Warwick), Shanker Shreejith (Trinity College Dublin), and Suhaib A. Fahmy (University of Warwick)
- A 307-fps 351.7-GOPs/W Deep Learning FPGA Accelerator for Real-Time Scene Text Recognition .263...... Shirui Zhao (Southern University of Science and Technology), Fengwei An (Southern University of Science and Technology), and Hao Yu (Southern University of Science and Technology)
- A Dataflow Pipelining Architecture for Tile Segmentation with a Sparse MobileNet on an FPGA .267..... Youki Sada (Tokyo Institute of Technology), Masayuki Shimoda (Tokyo Institute of Technology), Akira Jinguji (Tokyo Institute of Technology), and Hiroki Nakahara (Tokyo Institute of Technology)

A High Energy-Efficiency FPGA-Based LSTM Accelerator Architecture Design by Structured Pruning and

Normalized Linear Quantization 271. Yong Zheng (Chinese Academy of Sciences, University of Chinese Academy of Sciences), Haigang Yang (Chinese Academy of Sciences, University of

- Chinese Academy of Sciences), Zhihong Huang (Chinese Academy of Sciences, University of Chinese Academy of Sciences), Tianli Li (Chinese Academy of Sciences, University of Chinese Academy of Sciences), and Yiping Jia (Chinese Academy of Sciences, University of Chinese Academy of Sciences)
- ASAP: Automatic Sizing and Partitioning for Dynamic Memory Heaps in High-Level Synthesis .2.75...... Nicholas V. Giamblanco (University of Toronto) and Jason H. Anderson (University of Toronto)
- Survey on FPGAs in Medical Radiology Applications: Challenges, Architectures and Programming Models .279 Daniele Passaretti (Otto-von-Guericke University Magdeburg), Jan Moritz Joseph (Otto-von-Guericke University Magdeburg), and Thilo Pionteck (Otto-von-Guericke University Magdeburg)
- An OpenCL-Based Hybrid CNN-RNN Inference Accelerator On FPGA .283..... Yunfei Sun (Intel Corporation), Brian Liu (Intel Corporation), and Xianchao Xu (Intel Corporation)

A Resource Consumption and Performance Overhead Optimized Reduction Circuit on FPGAs .287..... Linhuai Tang (Chinese Academy of Sciences, University of Chinese Academy of Sciences), Gang Cai (Chinese Academy of Sciences, University of Chinese Academy of Sciences), Tao Yin (Chinese Academy of Sciences, University of Chinese Academy of Sciences), Yong Zheng (Chinese Academy of Sciences, University of Chinese Academy of Sciences), and Jiamin Chen (Chinese Academy of Sciences, University of Chinese Academy of Sciences)

Extending the Lifetime of Coarse-Grained Runtime Reconfigurable FPGAs by Balancing Processing Element Usage .291 Bo Hu (The University of Texas at Dallas), Mustafa Shihab (The University of Texas at Dallas), Yiorgos Makris (The University of Texas at Dallas), Benjamin Carrion Schaefer (The University of Texas at Dallas), and Carl Sechen (The University of Texas at Dallas)
A Complete CPU-FPGA Architecture for Protein Identification with Tandem Mass Spectrometry .295 Moucheng Yang (Fudan University), Tao Chen (Beijing Institute of Life Omics), Xuegong Zhou (Fudan University), Liang Zhao (Beijing Institute of Life Omics), Yunping Zhu (Beijing Institute of Life Omics), and Lingli Wang (Fudan University)
Real-Time Automatic Modulation Classification .299. Stephen Tridgell (The University of Sydney), David Boland (The University Of Sydney), Philip H.W. Leong (The University Of Sydney), and Siddhartha - (The University Of Sydney)
Automatic Generation of Application-Specific FPGA Overlays with RapidWright .303 Joel Mandebi Mbongue (University of Florida), Danielle Tchuinkou Kwadjo (University of Florida), and Christophe Bobda (University of Florida)
Scalable Low-Latency Persistent Neural Machine Translation on CPU Server with Multiple FPGAs .307 Eriko Nurvitadhi (Intel), Andrew Boutros (Intel), Prerna Budhkar (Intel), Ali Jafari (Intel), Dongup Kwon (Intel), David Sheffield (Intel), Abirami Prabhakaran (Intel), Karthik Gururaj (Intel), Pranavi Appana (Intel), and Mishali Naik (Intel)
RNA: Reconfigurable LSTM Accelerator with Near Data Approximate Processing .3.11 Yu Gong (Southeast University), Bo Liu (Southeast University), Wei Ge (Southeast University), and Longxing Shi (Southeast University)
OBFS: OpenCL Based BFS Optimizations on Software Programmable FPGAs .3.15 Cheng Liu (Chinese Academy of Sciences), Xinyu Chen (National University of Singapore), Bingsheng He (National University of Singapore), Xiaofei Liao (Huazhong University of Science and Technology), Ying Wang (Chinese Academy of Sciences), and Lei Zhang (Chinese Academy of Sciences)
AutoBoxing: Improving GCC Passes to Optimize HW/SW Multi-Versioning of Kernels for HLS .3.19 Johanna Rohde (TU Darmstadt) and Christian Hochberger (TU Darmstadt)
ZyNet: Automating Deep Neural Network Implementation on Low-Cost Reconfigurable Edge Computing Platforms .323 <i>Kizheppatt Vipin (Nazarbayev University)</i>
Power-Aware FPGA Mapping of Convolutional Neural Networks .327 Alexander Montgomerie-Corcoran (Imperial College London), Stylianos I. Venieris (Samsung AI Center), and Christos-Savvas Bouganis (Imperial College London)
HILL: A Hardware Isolation Framework Against Information Leakage on Multi-Tenant FPGA Long-Wires .331 Yukui Luo (University of Illinois at Chicago) and Xiaolin Xu

(University of Illinois at Chicago)

Storage Mirroring for Bare-Metal Malware Analysis on FPGA Devices .335 Dan Cristian Turicu (Technical University of Cluj-Napoca), Octavian Cre (Technical University of Cluj-Napoca), and Lucia Vcariu (Technical University of Cluj-Napoca)
MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency .339 Seyedramin Rasoulinezhad (The University of Sydney), Sean Fox (The University of Sydney), Hao Zhou (Fudan University), Lingli Wang (Fudan University), David Boland (The University of Sydney), and Philip H.W. Leong (The University of Sydney)
Lina: Timing-Constrained High-Level Synthesis Performance Estimator for Fast DSE .343 André Bannwart Perina (Karlsruhe Institute of Technology), Jürgen Becker (Karlsruhe Institute of Technology), and Vanderlei Bonato (University of São Paulo)
Evaluation of Partially Constant, Fine-Grained, Dynamic Partial Reconfigurable Functions in FPGAs .347 Stefan Brennsteiner (University of Edinburgh), Tughrul Arslan (University of Edinburgh), and John Thompson (University of Edinburgh)
Optimizing FPGA-Based Streaming Applications for Throughput Using Pipelining .351 Ali Asghar (University of Twente), Rick van Loo (University of Twente), Timon Kruiper (University of Twente), and Daniel Ziener (University of Twente)
Lightweight Programmable DSP Block Overlay for Streaming Neural Network Acceleration .355 Lenos Ioannou (University of Warwick) and Suhaib A. Fahmy (University of Warwick)
Optimisation of System Throughput Exploiting Tasks Heterogeneity on Space Shared FPGAs .359 Umar Ibrahim Minhas (Queens University Belfast), Roger Woods (Queens University Belfast), and Georgios Karakonstantis (Queens University Belfast)
Hybrid Network Utilization for Efficient Communication in a Tightly Coupled FPGA Cluster .363 Tomohiro Ueno (RIKEN Center for Computational Science), Takaaki Miyajima (RIKEN Center for Computational Science), Antoniette Mondigo (Tohoku University), and Kentaro Sano (RIKEN Center for Computational Science)
Efficient OS Hardware Accelerators Preemption Management in FPGA .367 Ye Tian (INSA, IETR, UMR 6164, F-35708 RENNES), Jean-Christophe Prevotet (INSA, IETR, UMR 6164, F-35708 RENNES), and Fabienne Nouvel (INSA, IETR, UMR 6164, F-35708 RENNES)
A High-Level Synthesis Approach to the Software/Hardware Codesign of NTT-Based Post-Quantum Cryptography Algorithms 371 Duc Tri Nguyen (George Mason University), Viet B. Dang (George Mason University), and Kris Gaj (George Mason University)
 High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing .375 Yu Ting Chen (University of Toronto), Jin Hee Kim (University of Toronto), Kexin Li (University of Toronto), Graham Hoyes (University of Toronto), and Jason H. Anderson (University of Toronto)

Real-Time Anomaly Detection for Flight Testing Using AutoEncoder and LSTM .3.79	
Zhiqiang Que (Imperial College London), Yanyang Liu (Lingnan Big Data	
Institute), Ce Guo (Imperial College London), Xinyu Niu (Corerain	
Technologies Ltd.), Yongxin Zhu (Shanghai Advanced Research	
Institute), and Wayne Luk (Imperial College London)	

Revisiting Deep Learning Parallelism: Fine-Grained Inference Engine Utilizing Online Arithmetic .383...... Ameer M.S. Abdelhadi (Imperial College) and Lesley Shannon (Simon Fraser University)

PhD Forum Papers

Implementation of Distributed Processing Using a PC-FPGA Hybrid System .387 Keisuke Takano (Okayama University of Science), Tetsuya Oda (Okayama University of Science), Ryo Ozaki (Okayama University of Science), Akira Uejima (Okayama University of Science), and Masaki Kohata (Okayama University of Science)
SoC-FPGA-Based Implementation of Iris Recognition Enhanced by QC-LDPC Codes .391 Longyu Ma (The University of Auckland) and Chiu-Wing Sham (The University of Auckland)
Evolved Binary Neural Networks Through Harnessing FPGA Capabilities .395 Raul Valencia (University of Auckland), Chiu Wing Sham (University of Auckland), and Oliver Sinnen (University of Auckland)
FPNet: Customized Convolutional Neural Network for FPGA Platforms .399 Yang Yang (University of Science and Technology of China), Chao Wang (University of Science and Technology of China), Lei Gong (University of Science and Technology of China), and Xuehai Zhou (University of Science and Technology of China)
An Iterative Technique for Runtime Efficient Hardware-Software Partitioning 403 Deshya Wijesundera (Nanyang Technological University), Kisaru Liyanage (Nanyang Technological University), Alok Prakash (Nanyang Technological University), Thambipillai Srikanthan (Nanyang Technological University), and Thilina Perera (Nanyang Technological University)
Parallelization of Recursive Function in Ruby-Based High-Level Synthesis .407 Ryota Yamashita (Tokyo University of Agriculture and Technology), Daichi Teruya (Tokyo University of Agriculture and Technology), and Hironori Nakajo (Tokyo University of Agriculture and Technology)
Dependency-Aware Clustering for Variable-Grained Hardware-Software Partitioning .4.11 Deshya Wijesundera (Nanyang Technological University), Nadeeshan Dissanayake (Nanyang Technological University), Alok Prakash (Nanyang Technological University), Thambipillai Srikanthan (Nanyang Technological University), and Damith Anhettigama (Nanyang Technological University)
Improving Memory Access Locality for Vectorized Bit-Serial Matrix Multiplication in Reconfigurable Computing .4.15 Lahiru Rasnayake (Norwegian University of Science and Technology) and Mägnus Sjalander (Norwegian University of Science and Technology)

Demonstration Papers

Real-Time Object Detection on 640x480 Image With VGG16+SSD .4.19. Hyeong-Ju Kang (Korea University of Technology and Education)
 Winograd-Based Real-Time Super-Resolution System on FPGA .423. Bizhao Shi (Peking University), Zhucheng Tang (Peking University), Guojie Luo (Peking University), and Ming Jiang (Peking University)
Design Competition
An End-to-End Solution to Autonomous Driving Based on Xilinx FPGA .427 Tianze Wu (University of Chinese Academy of Sciences), Weiyi Liu (Shanghai JiaoTong University), and Yongwei Jin (Xidian University)
Autonomous Driving Developed with an FPGA Design .431. <i>Euan Jones (Massey University), Keegan Pepper (Massey University),</i> <i>Aimei Li (Hebei University of Technology), Shiyue Li (Hebei University</i> <i>of Technology), Yuteng Zhang (Hebei University of Technology), and</i> <i>Donald Bailey (Massey University)</i>
Self-Driving Car Application of a Stream-Oriented Accelerator Framework 435 Shimon Kudaka (Okinawa Prefectural Kaiho Senior High school), Ai Suzuki (University of the Ryukyus), Natsumi Yamada (University of the Ryukyus), Noriki Oshiro (University of the Ryukyus), Taichi Miyagi (University of the Ryukyus), and Yasunori Osana (University of the Ryukyus)
Towards the Improvement of Training Efficiency and Image Recognition Accuracy for an FPGA Controlled Mini-Car by Offloading Neural Network Training .437 Musashi Aoto (Meisei University), Moe Mitsugi (Meisei University), Takumi Momose (Meisei University), and Yasutaka Wada (Meisei University)
Design and Implementation of Autonomous Driving Robot Car Using SoC FPGA .441 Akira Kojima (Hiroshima City University) and Yuya Osawa (Hiroshima City University)
ZytleBot: FPGA Integrated Development Platform for ROS Based Autonomous Mobile Robot .445 Yasuhiro Nitta (Kyoto University), Sou Tamura (Kyoto University), Hidetoshi Yugen (Kyoto University), and Hideki Takase (Kyoto University)
Autonomous Vehicle Development Using FPGA for Image Processing .449 Hamish Simmonds (Massey University), Nicholas Carlisle (Massey University), Xue Li (Hebei University of Technology), Fanglin Mu (Hebei University of Technology), and Donald Bailey (Massey University)

Development of Autonomous Driving System Using Programmable SoCs .453 Tomonari Tanaka (Kochi Unversity of Technology), Itsuki Ikeno (Kochi Unversity of Technology), Riku Tsuruoka (Kochi Unversity of Technology), Takumi Kuchiba (Kochi Unversity of Technology), Wang Liao (Kochi Unversity of Technology), and Yukio Mitsuyama (Kochi University of Technology)
Implementation of a ROS-Based Autonomous Vehicle on an FPGA Board .457 Kento Hasegawa (Waseda University), Kazunari Takasaki (Waseda University), Makoto Nishizawa (Waseda University), Ryota Ishikawa (Waseda University), Kazushi Kawamura (Waseda University), and Nozomu Togawa (Waseda University)
 Autonomous Vehicle Driving Using the Stream-Based Real-Time Hardware Line Detector .461 Taito Manabe (Nagasaki University), Hiroki Egawa (Nagasaki University), Yuichi Kawamata (Nagasaki University), Tomohiro Kida (Nagasaki University), Ryouhei Tsugami (Nagasaki University), Ryohei Kakizaki (Nagasaki University), Taichi Katayama (Nagasaki University), Koki Tomonaga (Nagasaki University), Shota Fukui (Nagasaki University), Naofumi Yoshinaga (Nagasaki University), Yuta Imamura (Nagasaki University), Taichi Saikai (Nagasaki University), Koki Fujita (Nagasaki University), Masatomo Matsuda (Nagasaki University), Kotoko Miyata (Nagasaki University), Tatsuma Mori (Nagasaki University), and Yuichiro Shibata (Nagasaki University)
FPGA-Based Object Detection for Autonomous Driving System .465 Kenichi Harada (University of Tsukuba), Kenji Kanazawa (University of Tsukuba), and Moritoshi Yasunaga (University of Tsukuba)
An SoC-FPGA-Based Micro UGV with Localization and Motion Planning .469 Yuya Kudo (Ritsumeikan University), Atsushi Takada (Ritsumeikan University), Yuta Ishida (Ritsumeikan University), and Tomonori Izumi (Ritsumeikan University)
Design and Development of Networked Multiple FPGA Components for Autonomous Tiny Robot Car .4.7.3 Takeshi Ohkawa (Tokai University), Shotaro Tayama (Tokai University), Hayato Mori (Tokai University), Dohyung Lee (Tokai University), Hayato Amano (Tokai University), Itsuki Hirakawa (Tokai University), Mikiko Sato (Tokai University), and Harumi Watanabe (Tokai University)
Image Processing and Vehicles – Using FPGA to Reduce Latency of Time Critical Tasks .4.76 Andrew Yeo (Massey University), Damon Hill (Massey University), Anzhen Huang (Hebei University of Technology), Xueao Liu (Hebei University of Technology), Guanchen Dong (Hebei University of Technology), and Donald Bailey (Massey University)

Author Index 481.....