2019 IEEE 13th International Conference on ASIC (ASICON 2019)

Chongqing, China 29 October - 1 November 2019

Pages 1-512



IEEE Catalog Number: CFP19442-POD **ISBN:**

978-1-7281-0736-3

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP19442-POD
ISBN (Print-On-Demand):	978-1-7281-0736-3
ISBN (Online):	978-1-7281-0735-6
ISSN:	2162-7541

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



Keynote Speech Index

- K1-1 Extending Moore's Law Scaling Through Integrated Materials Systems.....N/A Dr. Sanjay Natarajan, VP Applied Materials, USA
- K1-2Implantable Brain Microdevices for the Treatment of
Neurodegenerative Diseases.....N/A
Prof. Mohamad Sawan
Polytechnique Montréal, Canada; Westlake University, China
- K2-1 Systematic Design of Low-power Analog and RF CMOS Circuits.....N/A Prof. Christian Enz, EPFL, Switzerland
- K2-2 Video Coding for Machines -Standard and ASIC.....N/A Dr. Lin Yang, Chief Scientist Gyrfalcon Technology, Inc, USA
- K3-1 The Cognitive Edge.....N/A Prof. Jan M. Rabaey UC Berkeley, USA; CTO & STCO, IMEC, Belgium
- K3-2 ESD protection circuits for CMOS technology.....N/A Dr. Teruo Suzuki Socionext Inc., Japan
- K4-1 Neural Networks on Chip: From CMOS Accelerators to In-Memory-Computing.....N/A Prof. Yu Wang Tsinghua University, China
- K4-2 Chip-Scale Wave-Matter Interactions: A New Frontier for RF-to-Light CMOS Sensing and Metrology Systems.....N/A Prof. Ruonan Han MIT, USA

Tutorial Session Index

- T-1 Negative Capacitor Field Effect Transistors (NC-FET).....N/A Prof. Muhammad A. Alam University of Purdue, USA
- T-2 Single-Bit Delta-Sigma Modulation Techniques for Robust Communication Systems.....N/A Prof. Woogeun Rhee Tsinghua University, China
- T-3 Radiation Hardening by Design of Digital Circuits.....N/A Prof. Kazutoshi Kobayashi Kyoto Institute of Technology, Japan
- T-4 Low Power Smart Sensor Node Processor design.....N/A Prof. Jun Zhou University of Electronic Science and Technology of China, China

Technical Session Index

SESSION A1

Digital Unit & Module

- A1-1 Non-linear function evaluation reusing matrix-vector multipliers (Invited Paper).....1 Ce Guo, Wayne Luk, Wenguang Xu (Imperial College London; Huawei Technologies)
- A1-2 A Polymorphic Circuit Interoperability Framework (Invited Paper).....5 Timothy Dunlap, Gang Qu, Jingmei Lai (University of Maryland, USA; State Key Library of ASIC and System, Fudan University)
- A1-3 Design of Crosstalk NAND Gate Circuit Based on Interconnect Coupling Capacitance.....9

Zhiwei Zhao, Yuejun Zhang, Pengjun Wang, Huihong Zhang, Weishan Zhang (Faculty of Electrical Engineering and Computer Science, Ningbo University)

- A1-4 Soft-Error Tolerance Depending on Supply Voltage by Heavy Ions on Radiation-Hardened Flip Flops in a 65 nm Bulk Process.....13 Yuto Tsukita, Mitsunori Ebara, Jun Furuta, and Kazutoshi Kobayashi (Kyoto Institute of Technology, Japan)
- A1-5 Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology.....17 Hong-Chen Li, Li-Yi Xiao, Jie Li, He Liu (*Microelectronic center, Harbin Institute of Technology*)

A Radiation Hardened Clock Inverter Cell with High Reliability for Mitigating

SET in Clock Network.....21 Jie Li, Liyi Xiao, Hongchen Li, Lulu Liao, Chenxu Wang (*Microelectronics Center*,

Harbin Institute of Technology)

- A1-7 A High-speed Dynamic Domino Full Adder Based on DICG Positive Feedback.....25 Xiaotian Zhang, Pengjun Wang, Yunfei Yu, Yuejun Zhang, Shunxin Ye (Faculty of Electrical Engineering and Computer Science, Ningbo University)
- A1-8 Area Optimization of MPRM Circuits Using Approximate Computing.....29 QiuHong Ying, LunYao Wang, ZhuFei Chu, YinShui Xia (Faculty of Electrical Engineering & Computer Science, Ningbo University)
- A1-9 Power optimization for FPRM logic using approximate computing technique.....33 Yichen Wang, Lunyao Wang (Faculty of Electrical Engineering & Computer Science,

SESSION B1

Efficient AI Hardware

- **B1-1** Genetic Architecture Search for Binarized Neural Networks (Invited Paper).....37 Yangyang Chang, Gerald E. Sobelman, Xiaofang Zhou (Dept. of Electrical and Computer Engineering, University of Minnesota; State Key Lab of ASIC and Systems, Fudan University)
- B1-2 Ultra-Low-Power Intelligent Acoustic Sensing using Cochlea-Inspired Feature Extraction and DNN Classification (Invited Paper).....41

Minhao Yang, Shih-Chii Liu, Mingoo Seok, Christian Enz (Institute of Microengineering, EPFL; Institute of Neuroinformatics, UZH/ETH Zurich; Department of Electrical Engineering, Columbia University...)

B1-3 BNReLU: Combine Batch Normalization and Rectified Linear Unit to Reduce Hardware Overhead.....45

Jiexian Ge, Xiaoxin Cui, Kanglin Xiao, Chenglong Zou, YiHsiang Chen, Rongshan Wei (College of Physics and Information Engineering, Fuzhou University; Key Laboratory of Microelectronics Devices and Circuits, Institute of Microelectronics, Peking University)

- **B1-4** An Efficient Accelerator for Sparse Convolutional Neural Networks.....49 Weijie You, Chang Wu (*State-Key Lab of ASIC and System, Fudan University*)
- B1-5 An Energy-Efficient Systolic Pipeline Architecture for Binary Convolutional Neural Network.....53

Baicheng Liu, Song Chen, Yi Kang, and Feng Wu (School of Microelectronics, University of Science and Technology of China)

B1-6 Energy-Efficient Hardware Architecture of Embedded Machine Learning.....N/A Osman Elgawi (University of California, Los Angeles)

B1-7 A Grain-Adaptive Computing Structure for FPGA CNN Acceleration.....57

Xinyuan Qu, Zhihong Huang, Ning Mao, Yu Xu, Gang Cai, Zhen Fang (State Key Laboratory of Transducer Technology, Institute of Electronics Chinese Academy of Sciences; School of Electronic, Electrical, and Communication Engineering, University of Chinese Academy of Sciences)

B1-8 An Optimized Face Recognition for Edge Computing.....61 Luchang Ding, Yuan Xie, Jiarui Zhou, Gengsheng Chen (*State-Key Lab of ASIC and*

SESSION C1

Security Technology

C1-1 On-Chip Protection of Cryptographic ICs Against Physical Side Channel Attacks (Invited Paper).....65

Makoto Nagata (Graduate School of Science, Technology and Innovation, Kobe University)

- C1-2 Hardware Acceleration of Functional Cryptography (Invited Paper, abstract).....N/A Makoto Ikeda (VLSI Design and Education Center, the University of Tokyo)
- C1-3 Design of Asynchronous High Throughput SHA-256 Hardware Accelerator in 40nm CMOS.....69

Junshang Li, Zishang He, Yajie Qin (State Key Laboratory of ASIC & System, Fudan University)

- C1-4 Method for improving energy efficiency of elliptic curve cryptography algorithm on reconfigurable symmetric cipher processor.....73 Zhao Tuo, Tao Chen, Wei Li, Danyang Yang (Department of microelectronics, institute of information science and technology)
- C1-5 Security Analysis and Modeling Attacks on Duty Cycle Multiplexer PUF.....77 Yunhao Xu, Yingjie Lao, Weiqiang Liu, and Chuan Zhang (Lab of Efficient Architectures for Digital-communication and Signal-processing; National Mobile Communications Research Laboratory, Southeast University...)
- C1-6 SVM Based Network Intrusion Detection for the UNSW-NB15 Dataset.....81 Dishan Jing and Hai-Bao Chen (Department of Micro and Nano Electronics, Shanghai Jiaotong University)

SESSION D1

Power Device

D1-1 High Reliability GaN FET Gate Drivers for Next-generation Power Electronics Technology (Invited Paper).....85

Xin Ming, Zhi-wen Zhang, Zi-wei Fan, Yao Qin, Yuan-yuan Liu, Bo Zhang (*State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China*)

- D1-2 An Enhancement-mode GaN FEG-HEMT Device for Power Switching Applications (Invited Paper, abstract only).....N/A Edward Yi Chang (National Chiao Tung University)
- **D1-3** Smart Gate Driver ICs for GaN Power Transistors (Invited Paper).....89 Wei Jia Zhang, Jingshu Yu, and Wai Tung Ng (*The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto*)
- D1-4 Switching of 3300V Scaled IGBT by 5V Gate Drive (Invited Paper).....93
 T. Hiramoto, T. Saraya, K. Itou, T. Takakura, M. Fukui, S. Suzuki, K. Takeuchi, M. Tsukuda, Y. Numasawa, K. Satoh, T. Matsudai, W. Saito, K. Kakushima, T. Hoshii, K. Furukawa, M. Watanabe, N. Shigyo, H. Wakabayashi, K. Tsutsui, H. Iwai, A. Ogura, S. Nishizawa, I. Omura, H. Ohash (*The University of Tokyo...*)

SESSION A2

Signal Processing

A2-1 Analog / Mixed-Signal / RF Circuits for Complex Signal Processing (Invited Paper).....96

Haruo Kobayashi, Nene Kushita, Minh Tri Tran, Koji Asami, Hao San, Anna Kuwana, Akemi Hatta (*Division of Electronics and Informatics, Gunma University; Tokyo City University*)

A2-2 LiDAR Point Cloud Generation and Defogging for Vehicular Applications (Invited Paper, abstract only).....N/A

Tzu-Hsien Sang, Tsai Song-You, Chia-Ming Tsai (Institue of Electronics Engineering, NCTU)

A2-3 Analysis and Evaluation Method of RC Polyphase Filter.....100

Koji Asami, Nene Kushita, Akemi Hatta, Minh Tri Tran, Yoshiro Tamura, Anna Kuwana, Haruo Kobayashi (*Advantest Laboratories Ltd, Japan; Division of Electronics and Informatics, Gunma University*)

- A2-4 Flat Pass-Band Method with Two RC Band-Stop Filters for 4-Stage Passive RC Polyphase Filter in Low-IF Receiver Systems.....104 Minh Tri Tran, Nene Kushita, Anna Kuwana, and Haruo Kobayashi (Division of Electronics and Informatics, Gunma University, Japan)
- A2-5 Frequency Estimation Sampling Circuit Using Analog Hilbert Filter and Residue Number System.....108

Yudai Abe, Shogo Katayama, Congbing Li, Anna Kuwana, Haruo Kobayashi

(Division of Electronics and Informatics, Gunma University, Japan)

A2-6 An Adder-Segmentation-based FIR for High Speed Signal Processing.....112 Jinghao Ye, Masao Yanagisawa and Youhua Shi (*Graduate School of Fundamental Science and Engineering, Waseda University, Tokyo*)

A2-7 An Optimal Designed Compensator for PSR Flyback Converters Based on Genetic Algorithm.....116

Tianyuan Tang, Ping Luo, Chengda Deng, Qiang Wang, Liao Zhang, Bo Zhang (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China,)

SESSION B2

Computing-in/near-Memory I

B2-1 Defect-Tolerant and Energy-Efficient Training of Multi-Valued and Binary Memristor Crossbars for Near-Sensor Cognitive Computing (Invited Paper).....120 Khoa Van Pham, Tien Van Nguyen, and Kyeong-Sik Min (School of Electrical Engineering, Kookmin University, Korea)

B2-2 Circuit Design Challenges in Computing-in-Memory for AI Edge Devices (Invited Paper).....124

Xin Si, Cheng-Xin Xue, Jian-Wei Su, Zhixiao Zhang, Sih-Han Li, Shyh-Shyuan Sheu, Heng-Yuan Lee, Ping-Cheng Chen, Huaqiang Wu, He Qian, and Meng-Fan Chang (*National Tsing Hua University; University of Electronic Science and Technology of China*)

B2-3 CoDRAM: A Novel Near Memory Computing Framework with Computational DRAM....128

Yu Ma, Linfeng Zheng and Pingqiang Zhou (School of Information Science and Technology, ShanghaiTech University)

B2-4 FNSim: A Device-Circuit-Algorithm Codesigned Simulator for Flash based Neural Network.....132

Min Zhang, Peng Huang, Yizhou Zhang, Yachen Xiang, Runze Han, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang (Institute of Microelectronics, Peking University)

SESSION C2

ADC Circuit

- C2-1 Circuit Design Challenges of ADC for the Application in Multiple Physiological Parameters Detection System (Invited Paper).....136 Ye Yuan, Song Ma, and Yuhua Cheng (Shanghai Research Institute of Microelectronics, Peking University; School of EECS, Peking University)
- C2-2 Sampling Rate Enhancement for SAR-ADCs Using Adaptive Reset Approach for FOG Systems (Invited Paper).....140

Chun-Ting Chen, Tsung-Yi Tsai, Yi-Jen Chiu, and Chua-Chin Wang (Department of Electrical Engineering National Sun Yat-Sen University)

C2-3 A SAR-Assisted Continuous-Time Incremental ΣΔ ADC With First-Order Noise Coupling (Invited Paper).....144

Yu-Lun Hsieh and Tai-Cheng Lee (*Graduate Institute of Electronics Engineering*, *National Taiwan University*)

C2-4 High-Resolution Low-Sampling-Rate $\Delta\Sigma$ ADC Linearity Short-Time Testing Algorithm.....148

Jiang-Lin Wei, Nene Kushita, Takahiro Arail, Lei Sha, Anna Kuwana, Haruo Kobayashi, Takayuki Nakatani, Kazumi Hatayama, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa (*Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University; ROHM Semiconductor Co., Ltd.*)

C2-5 Multibit Sturdy MASH ΔΣ Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications.....152

Liang Qi, Sai-Weng Sin, Rui Paulo Martins (*State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, Also with Department of ECE/Faculty of Science and Technology, University of Macau*)

C2-6 A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period.....156

Shumin Zhang, Yuefeng Cao, Fan Ye and Junyan Ren (*State Key Laboratory of ASIC and System, Fudan University*)

SESSION D2

Device Simulation & Integration I

D2-1 Comprehensive Understanding of Negative Capacitance FET From the Perspective of Transient Ferroelectric Model (Invited Paper).....160 Masaharu Kobayashi, Chengji Jin, Toshiro Hiramoto (VLSI Design and Education Center, The University of Tokyo; Institute of Industrial Science, The University of Tokyo) D2-2 Impact of Device Architecture and Gate Stack Processing on the Low-Frequency Noise of Silicon Nanowire Transistors (Invited Paper).....164

Eddy Simoen, Alberto Vinicius Oliveira, Anabela Veloso, Adrian Vaisman Chasin, Romain Ritzenthaler, Hans Mertens, Naoto Horiguchi, Cor Claey (*Imec, Belgium*; *UTFPR, Campus Toledo, Brazil; EE Depart. KU Leuven, Belgium*)

- D2-3 Performance Investigation of Uniaxially Tensile Stressed Ge n-FinFETs Formed on Biaxially Strained GeOI Substrates And Its Impact On Ge CMOS Inverters.....168 Ran Cheng, Ming Tian, Changfeng Wang, Zhimei Cai, Jie Zhang, Yan-Yan Zhang, and Yi Zhao (College of Information Science and Electronic Engineering, Zhejiang University; Shanghai Huali Microelectronics Corporation)
- D2-4 Variation Analysis of Interconnect Capacitance and Process Corner in Advanced CMOS Process with Double Patterning Technology.....172

Zhimei Cai, Zhiyong Han, Ming Tian, Changfeng Wang, Xiaoming Hu, Ran Cheng and Yi Zhao (*College of Information Science & Electronic Engineering, Zhejiang University; Shanghai Huali Microelectronics Corporation*)

D2-5 Design and Analysis of high robustness dual- direction SCR with heavily doping in N-Type Well.....176

Zijie Zhou, Xiangliang Jin, Yang Wang (School of Physics and Optoelectronics, Xiangtan University; School of Physics and Electronics, Hunan Normal University)

D2-6 Dual-Threshold Independent-Gate TFET with Tri-side Tunneling.....180 Pengfeng Zhang, Jianping Hu (*Faculty of Information Science and Technology, Ningbo University*)

SPECIAL SESSION A3

Efficent Digital Designs & Applications

A3-1 Training Adaptive Hardware for Reconfigurability: A Simplified Case Study (Invited Paper).....184

Chongzhou Fang, Zaichen Zhang, Xiaohu You and Chuan Zhang (Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS);National Mobile Communications Research Laboratory, Southeast University)

A Fast Signal Integrity Design Model of Printed Circuit Board based on Monte-Carlo Tree (Invited Paper).....188

A3-2 Tingrui Zhang, Siyu Chen, Shuwu Wei, and Jienan Chen (University of Electronic Science and Technology of China)

ANN Based Adaptive Successive Cancellation List Decoder for Polar Codes (Invited Paper).....192

Wenqing Song, Yuxiang Fu, Qinyu Chen, Li Li, Chuan Zhang (School of Electronic
 A3-3 Science and Engineering, Nanjing University; Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS))

A Novel Signed Bit-serial Fixed-point Accumulator with Configurable Overflow-Protection Precision (Invited Paper).....196

Lin Li, Qiu Huang, Jienan Chen, Jianhao Hu (National Key Laboratory of Science and

A3-4 Technology on Communications, University of Electronic Science and Technology of China)

Redundancy-Aided Iterative Reliability-Based Majority-Logic Decoding for N B-LDPC Codes (Invited Paper).....200

A3-5 Suwen Song, Jing Tian, Jun Lin, Zhongfeng Wang (School of Electronic Science and Engineering, Nanjing University)

SESSION B3

Computing-in/near-Memory II

B3-1 Area-Efficient Distributed Arithmetic Optimization via Heuristic Decomposition and In-Memroy Computing (Invited Paper).....204 Jian Chen, Wenfeng Zhao, Yajun Ha (School of Information and Science Technology, Shanghaitech University, Shanghai, China; Department of Biomedical Engineering, University of Minnesota, Minneapolis, MN, USA)

- B3-2 Flash-based Computing in-Memory Scheme for IOT (Invited Paper).....208 J.F. Kang, P. Huang, R.Z. Han, Y.C. Xiang, X.L. Cui, X.Y. Liu (Department of Microelectronics, Peking University; Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School)
- B3-3 A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks (Invited Paper).....212
 Yuan Cheng, Ngai Wong, Xiong Liu, Leibin Ni, Hai-Bao Chen, Hao Yu (Department of Micro/Nano Electronics, Shanghai Jiao Tong University; Department of Electrical and Electronic Engineering, The University of Hong Kong)

SESSION C3

DAC & other Data Converter Module

C3-1 Fine Time Resolution TDC Architectures -Integral and Delta-Sigma Types (Invited Paper).....216

Haruo Kobayashi, Kosuke Machida, Yuto Sasaki, Yusuke Osawa Pengfei Zhang, Lei Sha, Yuki Ozawa, Anna Kuwana (*Division of Electronics and Informatics, Graduate School of Science and Technology, Gunma University*)

C3-2 High Linear Ring Amplifier Design with Analysis on Settling Procedures (Invited Paper).....220

Yongzheng Chen (*Electronic and information engineering college, Tongji* University, Shanghai)

C3-3 A Low-Temperature-Coefficient and High-PSRR Bandgap Reference for Readout Circuit of SPAD.....224

Xuefeng Ye, Duoduo Zeng, Xiangliang Jin, Yang Wang (School of Physics and Optoelectronics, Xiangtan University; Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on a Chip)

C3-4 Systematic Construction of Resistor Ladder Network for N-ary DACs.....228

Manato Hirai, Shuhei Yamamoto, Hirotaka Arai, Anna Kuwana1, Hiroshi Tanimoto, Yuji Gendai, Haruo Kobayashi (*Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University; Kitami Institute of Technology*)

C3-5 A High Reliability 500 μW Resistance-to-Digital Interface Circuit for SnO2 Gas Sensor IoT Applications.....232

Jianguo Yang, Xiaoyong Xue, Xiaoxin Xu, Hangbing Lv, Ming Liu (Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences; ASIC and System State Key Laboratory, School of Microelectronics, Fudan University)

C3-6 A curvature corrected bandgap reference with mismatch cancelling and noise reduction.....236

Dehong Lv, Heng Ma, Fuqiang Liu, Zhiliang Hong (*School of Microelectronics, Fudan University, Shanghai*)

C3-7 A Low-Power 10-bit 160-MSample/s DAC in 40-nm CMOS for Baseband Wireless Transmitter.....240

Yifei Wang, Xiaofei Wang, Yuekang Guo and Jing Jin (Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University)

SESSION D3

Device Simulation & Integration II

Monolithically Integrated Inverter using AlGaN/GaN-based Depletion-Mode and

D3-1 Enhancement-Mode Metal-Oxide-Semiconductor High Electron Mobility Transistors (Invited Paper).....N/A

Ching-Ting Lee and Hsin-Ying Lee (Department of Electrical Engineering, Yuan Ze University; Department of Photonics, National Cheng Kung University)

- D3-2 A Platform with Exquisite Film Profile Engineering in Oxide-Based Thin-Film Transistors for More-than-Moore Applications (Invited Paper).....244 Horng-Chih Lin and Yu-An Huang (Institute of Electronics, National Chiao Tung University)
- D3-3 Addressing Aging Issues in Heterogeneous Three-Dimensional Integrated Circuits (Invited Paper).....247

Yu Ma, Dingcheng Jia, Wei Gao and Pingqiang Zhou (School of Information Science and Technology, ShanghaiTech University)

D3-4 Applications and Schemes based on 3D Heterogeneous Integration (Invited Paper, abstract only).....N/A

Kuan-Neng Chen (National Chiao Tung University)

D3-5 MoS2 transistor gated by PMMA-based electrolyte for Sub-1V Operation.....251

Hongwei Tang, Fuyou Liao, Xinzhi Zhang, Jianan Deng, Jing Wan, Wenzhong Bao (State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University; State Key Laboratory of ASIC and System, School of Information Science and Engineering, Fudan University)

SPECIAL SESSION A4

Smart Circuit and System I

- A4-1 Efficient Photometric Alignment for Around View Monitor System (Invited Paper).....255 Cong Lai, Guangyu Wang, Qingyu Yang, Hongbin Sun (*Xi'an Jiaotong University*)
- A4-2 A Variation Aware Register Clustering Methodology in Near-Threshold Region (Invited Paper).....259

Xiangnan Song, Shiying Zhang, Ju Zhou, Xuexiang Wang (National ASIC System Engineering Research Center, Southeast University; College of Software Engineering (Suzhou), Southeast University)

A4-3 An Ultra-Low Power Cycle-by-Cycle Current Limiter Suitable for Switching-Mode Power Supply with 2.2 MHz Frequency (Invited Paper).....263 Yue Shi, Jiawen Wang, Jianwen Cao, Zekun Zhou (College of Communication Engineering, Chengdu University of Information Technology; State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China)

A4-4 Buffer Sizing for Near-Threshold Clock Tree using Improved Genetic Algorithm (Invited Paper).....267

Yiran Sun, Ju Zhou, Shiying Zhang, Xuexiang Wang (*National ASIC System Engineering Research Center, Southeast University; College of Software Engineering (Suzhou), Southeast University*)

SESSION B4

Memory & MEMS I

- B4-1 On the possibility of incorporating Si MOSFETs with surface plasmon for integrated biosensing applications (Invited Paper, abstact only).....N/A Jun Liu and Ya-Hong Xie (Department of Materials Sciences & Engineering, University of California, Los Angeles)
- B4-2 The Advances of OTP Memory for Embedded Applications in HKMG CMOS Generation and Beyond (Invited Paper).....271 Steve S. Chung (Department of Electronics Engineering & Institute of Electronics,

Steve S. Chung (Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University)

- B4-3 Graphene Biosensor for Saliva Protein Adsorption.....275 Shiyu Wang, Md. Zakir Hossain, Takaaki Suzuki, Kazuo Shinozuka, Natsuhiko Shimizu, Shunya Kitada, Ryo Ichige, Anna Kuwana, Haruo Kobayashi (Faculty of Science and Technology, Gunma University)
- B4-4 Development and Optimization of Contact Module Process for Micro-Bridge Structure based MEMS/Sensor Application.....279 Xiaoxu Kang, Xiaolan Zhong, Ming Li (Process Technology Department, Shanghai IC R&D Center)

SESSION C4

RF Circuit

C4-1 Ultrahigh-Speed One-Chip CMOS Transceiver with 300-GHz Band (Invited Paper).....283

Minoru Fujishima (Graduate School of Frontier Sciences of Matter, Hiroshima University)

C4-2 Reconfigurable RF Power Amplifier in 5G/4G with RF-SOI CMOS (Invited Paper).....287

Yang Yang Peng, Ping Li, Yang Li (SmarterMicro)

C4-3 A 0.9/1.8/2.4GHz-reconfigurable LNA with Inductor and Capacitor Tuning for IoT Application in 65nm CMOS.....291

Xinpeng Xing, Pengyi Cao, Haigang Feng and Zhihua Wang (*Graduate* School at Shenzhen, Tsinghua University, Shenzhen; Institute of Microelectronics, Tsinghua University)

C4-4 One-channel Zero-IF Multi-mode GNSS Receiver with Self-adaptive Digitally-assisted Calibration.....295

Li Songting, Lihu Chen, Yong Zhao (*College of Aerospace Science and Engineering, National University of Defense Technology*)

C4-5 The Design and Performance Comparison of Wide Bandwidth LNA with Three Different Kinds of Technologies.....299

Huashu Wang, Wei Ma, Zhiming Xiao, Wei-Chih Cheng, Liang Wang, Fanming Zeng, Hongyu Yu and Weibo Hu (*College of Electronic Information and Optical Engineering, NanKai University; Nankai University Shenzhen Graduate School, Nankai University*)

C4-6 A 35.2 dBm CMOS RF Power Amplifier Using an 8-Way Current-Voltage Combining Transformer with Harmonic Control.....303

HejiaCai, Yan Hu, Zhiliang Hong (State Key Laboratory of ASIC & System, Fudan University)

C4-7 A Compact Quadrature Doherty Digital Power Amplifier with Backoff Efficiency Enhancement.....307

Tao Wang, Hejia Cai, Yan Hu, Pan Xue, Zhiliang Hong (*State Key Laboratory of ASIC and System, Fudan University*)

SESSION D4

Device Simulation & Integration III

- D4-1 OMI/TMI-based Modeling and Fast Simulation of Random Telegraph Noise (RTN) in Advanced Logic Devices and Circuits (Invited Paper).....310 Runsheng Wang, Zhe Zhang, Shaofeng Guo, Qingxue Wang, Dehuang Wu, Joddy Wang, Ru Huang (Institute of Microelectronics, PekingUniversity; Synopsys, Inc.)
- D4-2 An Improved InP HEMT Small Signal Model with RC Network (Invited Paper).....314

Shixing Qiao, Hongliang Lv, Yuming Zhang, Yimen Zhang, Peng Ding (School of Microelectronics, Xidian University, Key Laboratory of Wide Band-Gap Semiconductor Technology; Institute of Microelectronicsof Chinese Academy of Sciences)

D4-3 Simulation Study of Trench IGBT with Diode-Clamped P-Well for High dI/dt and dV/dt Controllability.....318

Rongxin Chen, Bo Yi, Moufu Kong, Xingbi Chen (School of Electronic Science and Engineering, University of Electronic Science and Technology of China)

D4-4 A Optimized PPD CMOS Pixel with 26.09% Transfer Efficiency Improvement and 43.34% Crosstalk Suppression for I-ToF Application.....322 Junwei Yang, Weiwei Shi, Zhiyu Huang, Yuan Xuy, Yanghao Zheng, Xuanbin Fang (School of Information and Electronics Engineering, Shenzhen University; College of Big Data and Internet, Shenzhen Technology University)

- D4-5 Scalable Modeling for the CPW Gap Discontinuity at Frequency up to 150 GHz.....326 Hao Sun, Jun Fu, Wenpu Cui, Tianling Ren, LinLin Liu, Wei Zhou, Quan Wang, Ao Guo (Tsinghua National Laboratory for Information Science and Technology; Institute of Microelectronics, Tsinghua University)
- D4-6 Simulation Study on Novel High Voltage Transient Voltage Suppression Diodes.....329 Cong Liu, Moufu Kong, Hanzhi Chen, Bo Yi, Bingke Zhang (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China)

SPECIAL SESSION A5

Smart Circuit and System II

- A5-1 **RF Transceiver System Design: From Protocols to Specifications (Invited Paper).....333** Ang Hu, Dongsheng Liu, Zirui Jin, Cong Zhang, Kefeng Zhang, Lanqi Liu (School of Optical and Electronic Information, Huazhong University of Science and Technology)
- A5-2 A Hardware-efficient Accelerator for Encoding Stage of Text-to-speech Synthesis (Invited Paper).....337

Riyong Zheng, Chenghao Wang, Jun Han, Xiaoyang Zeng (School of Microelectronics, Fudan University; State Key Laboratory of ASIC and System, Fudan University)

A5-3 High throughput multi-code LDPC encoder for CCSDS standard (Invited Paper).....340 Jinfou Xie, Shixian Li, Yun Chen, Qichen Zhang, Xiaoyang Zeng (*State Key Lab of ASIC & System, Fudan University*) A5-4 MMV Subspace Pursuit (M-SP) Algorithm for Joint Sparse Multiple Measurement Vectors Recovery (Invited Paper)......344 Sujuan Liu, Lili Zheng, Lei Liu, Qianjin Lin (School of Microelectronics, Beijing

University of Technology)

A5-5 Deep Spiking Convolutional Neural Networks for Programmable Neuro-synaptic System (Invited Paper).....348

Chenglong Zou, Xinan Wang, Boxing Xu, Yisong Kuang, Xiaoxin Cui (Key Laboratory of Integrated Microsystem, School of ECE, Peking University Shenzhen Graduate School; Key Laboratory of Microelectronics Devices and Circuits, Institute of Microelectronics, Peking University)

SESSION B5

Memory & MEMS II

B5-1 Dynamics of Ferroelectric and Ionic Memories: Physics and Applications (Invited Paper).....352

Alan Seabaugh, Paolo Paletti, Anwesha Palit, Karla González – Serrano, and Pratyush Pandey (*Department of Electrical Engineering, University of Notre Dame*)

B5-2 Advanced Simulation of RRAM Memory Cells (Invited Paper).....356

Toufik Sadi, Oves Badami, Vihar Georgiev, Jie Ding and Asen Asenov (*Engineered* Nanosystems Group, School of Science, Aalto University; School of Engineering, Electronic and Nanoscale Engineering, University of Glasgow)

B5-3 Evaluating the Energy Efficiency of STT-MRAMs Based on Perpendicular MTJs with Double Reference Layers (Invited Paper).....360 Marco Lanuzza, Raffaele De Rose, Esteban Garzón, Felice Crupi (*DIMES, University of Calabria*)

- **B5-4 3D Vertical RRAM Array and Device Co-design with Physics-based Spice Model.....364** Weijie Xu, Yudi Zhao, Peng Huang, Xiaoyan Liu, Jinfeng Kang (*School of ECE, Peking University Shenzhen Graduate School; Institute of Microelectronics, Peking University*)
- **B5-5** Carbon-Based Three-Dimensional SRAM Cell with Minimum Inter-Layer Area Skew Considering Process imperfections.....368 Jiachen Jiang, Yanan Sun, Weifeng He, Zhigang Mao, and Volkan Kursun (Department of Micro-Nano Electronics, Shanghai Jiao Tong University; Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology)
- B5-6 A Compact Memory Structure based on 2T1R Against Single-Event Upset in RRAM Arrays.....372

Yu Ma, Dingcheng Jia, Huifan Zhang, Ruoyu Wang and Pingqiang Zhou (School of Information Science and Technology, Shanghaitech University)

SESSION C5

Wireless & Energy Harvesting Circuit

- C5-1 Design Considerations on Integrated Rectifiers with High Efficiency and Wide Input Power Range for RF Energy Harvesting (Invited Paper).....376 Mo Huang, Tingxu Hu, Xiuyin Zhang, Yan Lu (*The School of Electronic and Information Engineering, South China University of Technology, Guangzhou; Institute of Microelectronics / State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau*)
- C5-2 An Inductorless 5-GHz Differential Dual Regulated Cross-Cascode Transimpedance Amplifier using 40 nm CMOS (Invited Paper)......380 Samuel Bai Song Lee, Hang Liu, Xiaopeng Yu, Jer-Ming Chen, Kiat Seng Yeo (Singapore University of Technology and Design, Singapore; Zhejiang University)
- C5-3 A UHF Semi-Passive RFID System with Photovoltaic/Thermoelectric Energy Harvesting for Wireless Sensor Networks.....384 Peiqing Han, Niansong Mei and Zhaofeng Zhang (Shanghai Advanced Research Institute, Chinese Academy of Sciences; University of Chinese Academy of Sciences)
- C5-4 High precision low power CMOS bandgap for RFID.....388 Xian Zhang, Yong Xu (Institute of Communication Engineering, Army Engineering University of PLA, Nanjing, China)
- C5-5 Dual-Loop-Controlled AC-Coupling 100MHz Bandwidth Envelope Tracking Modulator for 5G RF Power Amplifier.....392 Fuqiang Liu, Mingfeng Chen, Heng Ma, Zhiliang Hong (School of Microelectronics, Fudan University)
- C5-6 High-Bandwidth Wide-Output-Swing Linear Amplifier for LTE-100MHz Envelope Tracking.....396 Mingfeng Chen, Fuqiang Liu, Heng Ma, Zhiliang Hong (School of Microelectronics, Fudan University)

SESSION D5

Novel Device

- D5-1 Monolithic Co-integration of III-V Materials into Foundry Si-CMOS in a Single Chip for Novel Integrated Circuits (Invited Paper).....400 Xing Zhou, Siau Ben Chiah, Binit Syamal, and Kenneth Lee (School of Electrical and Electronic Engineering, Nanyang Technological University; Low Energy Electronic Systems, SMART)
- **D5-2** Nanoscale Devices for the end of the Roadmap (Invited Paper).....404 Francis Balestra (*Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC*)
- **D5-3** Ultra-low power consumption Spintronics Devices (Invited Paper).....408 Zongxia Guo, Kaihua Cao, Kewen Shi, Weisheng Zhao (*Fert Beijing Institute, Beihang University; School of Microelectronics, Beihang University*)

Tunable diameter and interspace of Ge quantum dots for Qu bits and Readout D5-4 Devices using highly controllable spacers and selective oxidation of SiGe (Invited Paper)....N/A

Pei-Wen Li, Tsung-Lin Huang, Kang-Ping Peng, Horng-Chih Lin, and Tom George (*Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University*)

D5-5 Post-Si Nano Device Technology (Invited Paper).....412

Kazuhiko Endo (Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan)

SESSION A6

Circuit for Medical & other Applications

- A6-1 A Short Review of CMOS Multi Electrode Arrays for Neural Tissue Interfacing with High Spatiotemporal Resolution (Invited Paper).....N/A Roland Thewes, Norman Dodel, and Günther Zeck (Chair of Sensor and Actuator Systems, Faculty of EECS, TU Berlin, Berlin, Germany; Natural and Medical Sciences Institute at University Tübingen, Reutlingen, Germany)
- A6-2 High Intensity Focused Ultrasound for Noninvasive Medical Applications (Invited Paper).....413

Ming Zhang, Nicolas Llaser (Microsystems - C2N, University of Paris-Saclay, Univ. Paris Sud)

A6-3 Wireless Sensor Brain Machine Interfaces for Closed-loop Neuroscience Studies (Invited Paper).....417

Xilin Liu, Milin Zhang, Han Hao, Andrew G. Richardson, Timothy H. Lucas, and Jan Van der Spiegel (Department of Electrical and Systems Engineering, Department of

Neurosurgery, University of Pennsylvania, Philadelphia, USA; Department of Electronic Engineering, Tsinghua University, Beijing, China)

- A6-4 Design of CMOS integrated circuits for radiation hardening and its application to space electronics (Invited Paper).....421 Yann Deval, Hervé Lapuyade and François Rivet (Univ. Bordeaux, Bordeaux INP, CNRS UMR5218, Laboratoire IMS, Talence, France)
- A6-5 An ASIC for Discriminating Single Photon Detector Signal of High- Speed Quantum Key Distribution System.....425 Yulong Zhu, Futian Liang, Xinzhe Wang, Bo Feng, Chenxi Zhu, Ge Jin (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China; Department of Modern Physics, University of Science and Technology of China)

SESSION B6

EDA Technology

B6-1 OpenMPL: An Open Source Layout Decomposer (Invited Paper).....429 Wei Li, Yuzhe Ma, Qi Sun, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu, David Z. Pan (*The Chinese University of Hong Kong; Peking University; National Taiwan University; University of Texas at Austin*)

B6-2 Advanced Reliability-Aware Verification for Robust Circuit Design (Invited Paper).....433

Joddy Wang and Frank Lee (Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc.)

B6-3 A Fast Reduction Method for Path Process Variations Without Time-Consuming Training.....437

Wenjie Fu, Yu Zheng, Leilei Jin, Ming Ling (*National ASIC System Engineering Technology Research Center, Southeast University*)

B6-4A Precise Block-Based Statistical Timing Analysis with MAX Approximation Using
Multivariate Adaptive Regression Splines.....441

Leilei Jin, Wenjie Fu, Yu Zheng, Hao Yan (Southeast University, Nanjing, P.R. China, National ASIC System Engineering Technology Research Center)

B6-5 An Effective Detailed Routing Algorithm Considering Advanced VLSI Technologies.....445

Peng Zou, Xiqiong Bai, Yingjie Wu, Lifeng Wu, and Jianli Chen (College of Mathematics and Computer Science, Fuzhou University; Empyrean Software, Inc.,

Beijing)

- B6-6An Exponential Dynamic Weighted Fair Queuing Algorithm for Task Scheduling
in Chip Verification Platform.....449
Jiafeng Liu, Zhiyin Lu, Xie Xie, Jian Wang, Jinmei Lai (State Key Laboratory of ASIC
and System, Fudan University)
- **B6-7** Automatic Hardware Design Tool Based on Reusing Transformation.....453 Chongzhou Fang, Zaichen Zhang, Xiaohu You, and Chuan Zhang (*Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University; Purple Mountain Laboratories, Nanjing, China*)

SESSION C6

Power Management

C6-1 Automatic Correction of Current Imbalance for Multi-Phase COT Ripple-Based Control DC-DC Converter.....457

Shogo Katayama, Jing Li, Yifei Sun, Tran Minh Tri, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Dept. of Electronics and Informatics Graduate school of Science and Technology, Gunma University, Japan)

- C6-2 Dual-Source Energy Cooperative Harvesting Circuit with Single Inductor.....461 Hanze Zheng, Yinshui Xia (Faculty of Electrical Engineering and Computer Science, Ningbo University)
- C6-3 EMI Noise Reduction and Output Ripple Cancellation for Full-Wave Type Soft-Switching Converter.....465 Yifei Sun, Minh Tri Tran, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Division of Electronics and Informatics, Gunma University, Japan)
- C6-4 Minimum Output Ripple and Fixed Operating Frequency Based on Modulation Injection for COT Ripple Control Converter.....469 Minh Tri Tran, Yifei Sun, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Division of Electronics and Informatics, Gunma University, Japan)
- C6-5 Multi-Phase Full/Half Wave Type Resonant Converters with Automatic Current Balance against Element Variation.....473 Chen-Hao Zhang, Yi-Fei Sun, Tran Minh Tri, Yasunori Kobori, Anna Kuwana, and Haruo Kobayashi (*Division of Electronics and Informatics, Gunma University, Japan*)
- C6-6 Overshoot Cancelation Based on Balanced Charge-Discharge Time Condition for

Buck Converter in Mobile Applications.....477

MinhTri Tran, Yifei Sun, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Division of Electronics and Informatics, Gunma University, Japan)

- C6-7 Pulse Coding Control Switching Converter with Adjustable Conversion Voltage Ratio Notch Frequency Generation in Noise Spectrum.....481 Yifei Sun, Minh Tri Tran, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University)
- C6-8 Performance optimization for LDO regulator based on the differential evolution.....485 Jintao Li, Yanhan Zeng, Hailong Wu, Ruguo Li, Jun Zhangy and Hong-zhou Tan (School of Physics & Electronic Engineering, Guangzhou University; School of Information Engineering, Guangdong University of Technology)

SESSION D6

Advanced Process I

Experimentally Obtaining the Top and Edge Contact Resistivities of Nb-Doped MoS2 Films Using the Transmission Line Measurement (Invited Paper, abstract

D6-1 MoS2 Films Using the Transmission Line Measurement (Invited Paper, abstract only).....N/A

Chao-Hsin Chien (Department of Electronics Engineering and Institute of Electronics, Chiao-Tung University, Hsinchu)

- D6-2 Nano Sheet of Nitrided and Fluoro-Graphene on MoS2 Transistors for Memory Devices (Invited Paper, abstract).....N/A Chao-Sung LAI (Chang Gung University, 259 Wen-Hua 1st Rd., Kwei- Shan, Tao-Yuan)
- D6-3 Oxygen-plasma-based digital etching for GaN/AlGaN high electron mobility transistors (Invited Paper).....489

Jingyi Wu, Yang Jiang, Zeyu Wan, Siqi Lei, Wei-Chih Cheng, Guangnan Zhou, Robert Sokolovskij, Qing Wang, Guangrui (Maggie) Xia, Hongyu Yu (School of Microelectronics, Southern University of Science and Technology; Department of Electric and Electronics Engineering, Southern University of Science and Technology)

D6-4 Realization of Nanoscale Neuromorphic Memristor Array with Low Power Consumption (Invited Paper).....493

Caidie Cheng, Teng Zhang, Chang Liu, Jiadi Zhu, liying Xu, Xiaoqin Yan, Yuchao Yang, Ru Huang (Key Laboratory of Microelectronic Devices and Circuits (MOE), Departmentof Micro/nanoelectronics, Peking University; State Key Laboratory for Advanced Metals and Materials, School of Materials Science and Engineering, University of Science and Technology Beijing)

SESSION A7

Processor Technology

A7-1 Latency Minimal Scheduling with Maximum Instruction Parallelism.....497 Zhenghua Gu, Wenqin Wan, Chang Wu (*State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University; Shanghai Fudan Microelectronics Group*)

- A7-2 Radiation Hardened Design of Pipeline and Register File in Processor.....501 Li-Yi Xiao, Yuan-Gang Wang, Zu-Qiang Zhang, Jia-Qiang Li, Jie Li (*Microelectronic Center, Harbin Institute of Technology*)
- A7-3 The Design and Implementation of High Speed Hybrid Radices Reconfigurable FFT Processor.....505

Qiao Yuan, Huajian Zhang, Yukun Song, Chongyang Li, Xueyi Liu, Zheng Yan (Space Star Technology Limited Corporation, Beijing, China; Hefei University of Technology)

A7-4 Transparent Buffer Management: An Intra-cluster Task Scheduling Method Based on Dynamic Virtual Channel.....509

Guangqiu Lv, Wei Li, Tao Chen, Longmei Nan (Institute of Information Science and Technology)

- A7-5 Design and implementation of Serial ATA physical layer on FPGA.....513
 Xie Xie, Qinghua Duan, Jiafeng Liu, Jian Wang, Jinmei Lai (State Key laboratory of ASIC and System, Fudan University)
- A7-6 High Parallel VLSI Architecture Design of BPC in JPEG2000.....517 Lintao Li, Jiangyi Shi, Zhixiong Di (School of Microelectronics, XiDian University; The School of Information Science and Technology, Southwest Jiaotong University)
- A7-7 An Asynchronous AER Circuits with Rotation Priority Tree Arbiter for Neuromorphic Hardware with Analog Neuron.....521 Jinsong Wei, Jilin Zhang, Xumeng Zhang, Zuheng Wu, Chunmeng Dou, Tuo Shi, Hong Chen, Qi Liu (University of Science and Technology of China; Institute of Microelectronics Chinese of Academy of Sciences)

SESSION B7

FPGA Technology

B7-1 A Lightweight Slave-Module Interface Core to Implement IEEE 1149.5 MTM-Bus Based on FPGA.....525

Yalong Pang, Shuai Jiang, Luyuan Wang, Weiwei Liu and Jiyang Yu (Beijing Institute

of Spacecraft System Engineering)

- **B7-2** A Low-delay Configurable Register for FPGA.....529 Zhi-yin Lu, Jia-feng Liu, Yun-bing Pang, Zheng-jie Li, Yu-fan Zhang, Jin-mei Lai, Jian Wang (*State Key Laboratory of ASIC and System, Fudan University*)
- **B7-3** An FPGA-based log-structure Flash memory system for space exploration.....533 Huanlin Luo,Hai Ren, Tiantian Zhang, Jian Wang, Jinmei Lai (*State Key Laboratory of ASIC and System, Fudan University*)

B7-4 Balance of memory footprint and runtime for high-density routing in large-scale FPGAs.....537

Wei Liu, Chengyu Hu, Peng Lu, Jinmei Lai (*State Key Laboratory of ASIC and System*, *Fudan University*)

- **B7-5** Research on Area Modeling Methodology for FPGA Interconnect Circuits.....541 Yunbing Pang, Jiqing Xu, Zhiyin Lu, Zhengjie Li, Yufan Zhang, Jinmei Lai (*State Key Laboratory of ASIC and System, Fudan University*)
- B7-6 Research on the impact of different benchmark circuits on the representative path in FPGAs.....545

Jiqing Xu, Zhengjie Li, Yunbing Pang, Jian Wang, Jinmei Lai (*State Key Laboratory of ASIC and System, Fudan University*)

B7-7 A Novel High-speed FPGA-based True Random Number Generator Based on Chaotic Ring Oscillator.....548

Xinning Liu, Song Jia, Hanzun Zhang (Institute of Microelectronics, Peking University; Key Laboratory of Microelectronic Devices and Circuits, Peking University)

SESSION C7

Electro-Optical & High Speed Circuit

C7-1 Design of high speed drivers for 56Gb/s PAM4 optical communications in CMOS (Invited Paper).....552

Nan Qi and Nanjian Wu (State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences; Center of Material Science and Optoelectronics Engineering, University of Chinese Academy of Sciences)

C7-2 Design of Current-Assisted Photonic Demodulator (CAPD) for Time-of-Flight CMOS Image Sensor (Invited Paper).....556 Cristine Jin Estrada, Chen Xu, and Mansun Chan (Dept. of ECE, HKUST, Clear Water Bay, Hong Kong SAR, China; SmartSens Technology, San Jose, CA)

C7-3 An adjustable amplitude and pulse-width laser modulation driver with active feedback for QKD experiments.....560

Chenxi Zhu, Futian Liang, Bo Feng, Xinzhe Wang, Yulong Zhu, Chengzhi Peng (School of Cyberspace Security, University of Science and Technology of China; Chinese Academy of Sciences (CAS) Center for Excellence and Synergetic Innovation Center in Quantum Information and Quantum Physics, University of Science and Technology of China)

C7-4 A 40Gb/s Low Power Transmitter with 2-tap FFE and 40:1 MUX in 28nm CMOS Technology.....564

Wenbin He, Fan Ye and Junyan Ren (State Key Laboratory of ASIC and System Department of Microelectronics, Fudan University)

C7-5 Configurable Hybrid Output Driver for GPIO with Wide Supply Voltage Range of 1.05V-3.70V.....568

Siddharth Katare, Nagaveni Subramanya (Sankalp Semiconductor Pvt Ltd,)

C7-6 An electro-optical full-subtractor using hybrid-integrated silicon- graphene waveguides.....571

Ruo-Lan Yu, Wei Liang, Jie Zhang, Yan Li, Wei-Wei Chen, Peng-Jun Wang (Faculty of Electrical Engineering and Computer Science, Ningbo University; College of mathematics, physics and electronic information engineering, Wenzhou University)

C7-7 Design of the admittance detecting circuit for silicon waveguides using the capacitor-integration method.....575

Hong-Xiang Li, Wen-Hui Li, Wei-Wei Chen, Peng-Jun Wang (Faculty of Electrical Engineering and Computer Science, Ningbo University; College of mathematics, physics and electronic information engineering, Wenzhou University)

SESSION D7

Device Reliability

D7-1 An assessment of RTN-induced threshold voltage jitter (Invited Paper).....579

Jian Fu Zhang, Azrif Manut, Rui Gao, Mehzabeen Mehedi, Zhigang Ji, Weidong Zhang, and John Marsland (*Department of Electronics and Electrical Engineering, Liverpool John Moores University*)

D7-2 Reverse-Bias Stability and Reliability of Enhancement-mode GaN-based MIS-FET (Invited Paper).....583

Mengyuan Hua, Song Yang, Jin Wei, Zheyang Zheng, Jiabei He, and Kevin J. Chen (Department of Electrical and Electronic Engineering, The Southern University of *Science and Technology; Department of Electronic and Computer Engineering, The HongKong University of Science and Technology)*

D7-3 Self-heating Induced Variability and Reliability in Advanced Logic Devices and Circuits (Invited Paper).....587

Xiaoyan Liu, Wangyong Chen, Linlin Cai, Gang Du and Xing Zhang (Institute of Microelectronics, Peking University; Beijing Engineering Research Center of Active Matrix Display)

D7-4 Synergistic Effect of BTI and Process Variations on Impact and Monitoring of Combination Circuit.....591

Linzhe Li, Liyi Xiao, Jie Li, He Liu, Zhigang Mao (*Microelectronics Center, Harbin Institute of Technology*)

D7-5 Optimization of High Reliability and Wide SOA 100 V LDMOS Transistor with Low Specific On-Resistance.....595

Anna Kuwana, Jun-ichi Matsuda and Haruo Kobayashi (Division of Electronics and Informatics, Gunma University, Japan)

SESSION A8

System Design & Implementation

A8-1 Improved Discrete Wavelet Analysis and Principal Component Analysis for EEG Signal Processing.....599

YiHsiang Chen, Xiaoxin Cui, Kanglin Xiao, Dunshan Yu (Key Laboratory of Microelectronics Devices and Circuits, Institute of Microelectronics, Peking University)

A8-2 An Automatically Selective Signal Combining Algorithm and System for Low SNR ECG Signals.....603

Leiou Wang, Donghui Wang (Institute of Acoustics, Chinese Academy of Science; Key Laboratory of Information Technology for Autonomous Underwater Vehicles, Chinese Academy of Science)

A8-3 An efficient ASIC Implementation of QARMA Lightweight Algorithm.....607

Conghui Zhao, Yingjian Yan, Wei Li (Department of Microelectronics, Zhengzhou Institute of Information Science and Technology, Zhengzhou)

A8-4 Area-Efficient Parallel Stochastic Computing with Shared Weighted Binary Generator.....611

Lun Zhang, Weikang Qian, Hai-Bao Chen (*Department of Micro and Nano Electronics, Shanghai Jiao Tong University; University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University*)

A8-5 Efficient Belief Propagation List Decoding of Polar Codes.....615

Yuqing Ren, Weihong Xu, Zaichen Zhang, Xiaohu You, and Chuan Zhang (Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University; Purple Mountain Laboratories, Nanjing, China)

A8-6 Flexible and Adaptive Path Splitting of Simplified Successive Cancellation List Polar Decoding.....619

Houren Ji, Yifei Shen, Zaichen Zhang, Xiaohu You, and Chuan Zhang (*Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University; Purple Mountain Laboratories, Nanjing, China)*

A8-7 A New Uplink Channel Estimation Architecture for Massive MIMO Systems with PDMA.....623

Zhenhao Ji, Yahui Ji, Bolei Wang, Feifei Gao, Huizheng Wang, Chuan Zhang (*Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University; Purple Mountain Laboratories, Nanjing, China)*

A8-8 The Digital Front End with Dual-box Digital Pre-distortion in All-digital Quadrature Transmitter.....627

Yan Hu, Tao Wang, Zhiliang Hong (State Key Laboratory of ASIC & System, Fudan University)

SESSION B8

Chip Test & Reliability s

B8-1 Multi-Thread Assembling for Fast FEM Power Delivery DC Integrity Analysis (Invited Paper).....631

Ke Yang, Shaoyi Peng, Sheldon X.-D. Tan, Hai-Bao Chen (*Department of Micro/Nano-electronics, Shanghai Jiao Tong University; Department of Electrical and Computer Engineering, University of California, Riverside, USA*)

- **B8-2** A Web-based Waveform Viewer for BR0101 Chip Testing Platform.....635 Xinyu He, Xie Xie, JinmeiLai, JianWang (School of Microelectronics, Fudan University)
- B8-3 An Accurate and Efficient Yield Analysis for SRAM dynamic metrics Using Differential Evolution Algorithm.....639

Liang Pang, Yifan Chai, Mengyun Yao, Yaqing Men, Xuexiang Wang, Longxing Shi

(School of Microelectronics, Southeast University; School of Electronic Science & Engineering, Southeast University)

B8-4 Evaluation of Null Methodfor Operational Amplifier Short-Time Testing.....643 Riho Aoki, Shogo Katayana, Yuto Sasaki, Kosuke Machida, Takayuki Nakatani , Jianlong Wang, Anna Kuwana, Kazumi Hatayama, Haruo Kobayashi, Keno Sato, Takashi Ishida, Toshiyuki Okamoto and Tamotsu Ichikawa (Division of Electronics and Informatics, Gunma University, Japan; ROHM Semiconductor Co., Ltd., 2-4-8 Shin Yokohama, Kohoku-ku, Yokohama, Japan)

Temperature Dependence of Bias Temperature Instability (BTI) in Long-term B8-5 Measurement by BTI-sensitive and -insensitive Ring Oscillators Removing Environmental Fluctuation.....647

Takuya Asuke, Ryo Kishida, Jun Furuta, and Kazutoshi Kobayashi (Department of Electronics, Graduate School of Science and Technology, Kyoto Institute of Technology, Japan; Department of Electrical Engineering, Faculty of Science and Technology, Tokyo University of Science, Japan)

B8-6 Adaptive Low-Rank Tensor Approximation for SRAM Yield Analysis using Bootstrap Resampling.....651

Xiao Shi, Hao Yan, Jiajia Zhang, Jinxin Wang, Longxing Shi, Lei He (Information Science and Technology Dept., Fudan University, China; Electrical and Computer Engineering Dept., University of California, Los Angeles, CA, USA; Electrical Engineering Dept., Southeast University, China)

B8-7 A Single-Event Upset EvaluationApproachUsingIon-Induced Sensitive Area.....655 RuiqiangSong, JinjinShao, Bin Liang, Yaqing Chi and Jianjun Chen (College of Computer, National University of Defense Technology)

SESSION C8

Clock Technology

- C8-1 Synthesizable Injection-Locked Phase-Locked Loop with Multiphase Interlocking Digitally Controlled Oscillator Arrays (Invited Paper).....659 Yu-Cheng Su, Kang-Yu Chang, Yu-Tung Chin, Chia-Wen Chang and Shyh-Jye Jou (Department of Electronics Engineering & Institute of Electronics, National Chiao
- C8-2 A CMOS Random Number Generator with Noise-Coupled Voltage-Controlled Oscillators (Invited Paper).....663

Tung University, Hsinchu)

Chung Fai Au-Yeung, Yiu Kei Li (United Microelectronic Centres (Hong Kong) Limited)

C8-3 A Low-Power Comparator-Less Relaxation Oscillator.....667

Yufei Sun, Yanzhao Ma, Kai Cui, and Xiaoya Fan (School of Software, Northwestern Polytechnical University; School of Microelectronics, Northwestern Polytechnical University)

- C8-4 A Simple Steady Timing Resilient Sample Based on Delay Data Sense Detection.....671 Xuemei Fan, Rujin Wang, Qin Zeng, Hao Liu, ShengLi Lu (*National ASIC System* Engineering Technology Research Center, Southeast University)
- **C8-5** A wide range and high resolution two-step TDC for millimeter-wave band ADPLL.....675 Jieyang Li, Ting Yi, Zhiliang Hong (State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University)
- C8-6 Output Voltage Ripple Reductionwith Nosie Spread Spectrum for Dual-Phase LLC Resonant Converter.....679

Shogo Katayama, Noriyuki Oiwa, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi (Division of Electronics and Informatics Graduate School of Science and Technology, Gunma University, Japan)

C8-7 A Class-F3 VCO with 104% Ultra-Wide Band Tuning Range and-125dBc/Hz Phase Noise.....683

Haoyang Zhou, Wei Li, Tao Wang, Jiao Ye, Chuangguo Wang (School of Microelectronics, Fudan University)

C8-8 Design of Aging Detection Sensor Based on Voltage Comparison.....687 Haiming Zhang, Pengjun Wang, Yuejun Zhang, Yunfei Yu (Faculty of Electrical Engineering and Computer Science, Ningbo University; State Key Laboratory of Cryptology, P. O. Box 5159, Beijing, China)

SESSION D8

Advanced Process II

- D8-1 High performance optoelectronics based on CVD MoS2 (Invited Paper).....690 Qianlan Hu, Zhenfeng Zhang, Yanqing Wu (Wuhan National High Magnetic Field Center and School of Optical and Electronic Information, Huazhong University of Science & Technology; Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University)
- D8-2 Rapid Growth of SiO2 on SiC with Low Dit using High Pressure Microwave Oxygen Plasma (Invited Paper).....693 Shengkai Wang, Jilong Hao, Nannan You, Yun Bai and Xinyu Liu (Institute of Microelectronics of Chinese Academy of Sciences; University of Chinese Academy of Sciences)

D8-3 Solution Processed Metal Oxide in Emerging Electronic Devices (Invited Paper).....697 Chun Zhao, CeZhou Zhao and TianShi Zhao (Department of EEE, Xi'an Jiaotong-Liverpool University; Department of EEE, University of Liverpool, Liverpool L69 3GJ, UK)

Post Session I

P1-1 Design of High Dynamic Range and Digitalized Readout Integrated Circuit for LWIR FPAs....701

JunQiao, Xiao Wang, Yaohong Zhao (Shenyang Institute of Automation, Chinese Academy of Sciences; Key Laboratory of Opto-Electronic Information Processing, ChineseAcademy of Sciences)

P1-2 Near-Threshold and Fast-Locking All-Digital Environmental Variation-Aware SARDLL.....N/A

Tailong Xu, Chao Xu, Xueyou Hu (*Key Laboratory of Intelligent Computing & Signal Processing, Ministry of Education, Anhui University; Department of Electronic Information and Electrical Engineering, Hefei University*)

P1-3 A 5-bit, 87-fs Step, Constant-Slope, Charge-Sharing-Based Encoding Digital-to-Time Converter in 130nm CMOS.....704

Junyao Wang, Hairui Wang and Bo Wang (*The Key lab of IMS, School of ECE, Peking University Shenzhen Graduate School*)

P1-4 A 96kb, 0.36V, Energy-Efficient 8T-SRAM with Column-Selection and Shared Buffer-Foot Techniques for EEG Processor.....708

Liang Wen, Yu Liu, Wei Mo, Jing Zhang, Shiqian Qi, Jianping Lv, Yuejun Zhang (Department of Electronic Technology, China Coast Guard Academy; Department of Warship Command, China Coast Guard Academy)

P1-5 A radiation resistant library based on DICE and fault-tolerant delay filtering techniques in CMOS 0.18µm technology.....712

Yongsheng Wang, YanyanGao, Feng Chong, Nan Zhang (Department of Microelectronics, Harbin Institute of Technology)

P1-6 A Micro Power High Precision Sigma-Delta ADC with Adjustable Decimation Ratio.....716

Yongsheng Wang, Anyi Wang, Lei Li, Chengxin Zhao (Department of Microelectronics, Harbin Institute of Technology)

P1-7 A design of a wideband balanced limited low noise amplifier.....720 Li Ming, ZengZhi, Wei Hongtao (*The 13th Research Institute of CHINA Electronics Technology Group Corporation*)

P1-8 A 20GS/s Track-and-Hold Amplifier based on InP DHBT Process.....723 Jian Gong, ZiRun Zhao, ZiQing Wang, YongHui Wu, Yong Cui (*The 13th Research Institute of China Electronics Technology Group Corporation*)

P1-9 Ultra-Low-Power CMOS Temperature Sensor for UHF RFID Systems.....727 Kun Peng, Yong Xu, Mingqian Sun (Institute of Communication Engineering, Army Engineering University of PLA)

P1-10 A FT Trimming Circuit Based on EPROM and Pin Multiplexing.....731

Yan-Ming Li, Xiao-Xiao Wang, Xiao-Li Xi, Jian Sun, Zhong-Hui Chen (School of Electronic and Control Engineering, Chang ' an University)

P1-11 A Low-power, High-reliability STT-MRAM Write Scheme with Real-time Voltage Sensing Module.....735

Hao Li, Hongmei Yu, Dongsheng Liu, Peng Liu, Bo Liu (School of Optical and Electronic Information, Huazhong University of Science and Technology; Zhejiang Hikstor Technology Co., Ltd., Hangzhou)

P1-12 A Low- Power Single-Slope based 14-bit Column-Level ADC for 384×288 Uncooled Infrared Imager.....739

Xueyou Shi, Dahe Liu, Zhongjian Chen, Guangyi Chen, Shoudong Huang and Wengao Lu, Yacong Zhang (*Peking University Shenzhen Graduate School; National Key* Laboratory of Science and Technology on Micro/Nano Fabrication, Peking University)

P1-13 A 35μW Receiver Front-End with 35% wireless energy harvesting efficiency for Wearable Medical Applications.....743

Zirui Jin, Ang Hu, Zilong Liu, Dongsheng Liu (School of Optical and Electronic information, Huazhong University of Science and Technology)

P1-14 An On-Time Generator with Zero Quiescent Power Consumption Suitable for AOT Buck Converters.....747

Zekun Zhou, Zhengyang Jin, Jianwen Cao, Yue Shi, Bo Zhang (State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China; College of Communication Engineering, Chengdu University of Information Technology)

P1-15 A Readout Circuit of Microchannel Plate Light Detector in 0.13µm CMOS Technology.....751

Haoran Gong, Yunhao Fu, Ning Ding, Jiaqi Jiang, Yuchun Chang (College of Electronic

Science and Engineering, Jilin University)

P1-16 Influences of the Source and Drain Resistance of the MOSFETs on the Single Event Upset Hardness of SRAM cells.....755

Zhongshan Zheng, Zhentao Li, Bo Li, Jiajun Luo, Zhengsheng Han (Institute of Microelectronics, Chinese Academy of Sciences; Key Laboratory of Silicon Device Technology, Chinese Academy of Sciences)

P1-17 A 16/32Gb/s NRZ/PAM4 Receiver with Dual-Loop CDR and Threshold Voltage Calibration.....758

Songhao Guo, Li Ding and Jing Jin (*Center for Analog/RF Integrated Circuits* (*CARFIC*), School of Microelectronics, Shanghai Jiaotong University)

P1-18 A 60GHz Digitally-Controlled Differential Reflection-type Phase Shifter in 65-nm CMOS with Low Phase Error.....762

Wentao Lv, Xiaokang Niu, Lianming Li (National Mobile Communication Research Lab, Southeast University; Purple Mountain Laboratories, Nanjing)

P1-19 A 60 GHz single-to-differential LNA using slow-wave CPW and transformer coupling in 28 nm CMOS.....766

Benqing Guo, Haifeng Liu, Yao Wang, and Jun Chen (University Electronic Science and Technique of China; Chengdu University)

P1-20 A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS.....770

Zhigang Li, Xiaofei Wang, and Jing Jin (*Center for Analog/RF Integrated Circuits* (*CARFIC*), School of Microelectronics, Shanghai Jiaotong University)

P1-21 An 8-12GHz Class-F3 VCO with Multi-LC Tank in 28nm CMOS.....774 Tao Wang, Wei Li, Haoyang Zhou, Jiao Ye, Yuanyuan Xu (*State Key Laboratory of ASIC and System, Fudan University*)

P1-22 An Optimized Modeling Method for Transformer Design.....778 Yingying Liang, Xiaoming Liu, and Jing Jin (Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University)

P1-23 Low-Dropout Regulator design with a simple structure for good high frequency PSRR performance based on Bandgap Circuit.....782 Xiaozhi Kang, Xiaoxu Kang, Zijian Zhao, Jingxiu Ding, Yi Hu, Dapeng Xu, Qingqing Sun, David Wei Zhang (State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University; Process Technology Department, Shanghai IC R&D Center)

P1-24 Design of an Adaptive Loop Gain Controller Based on Auto-correlation Detection

Scheme in All-Digital Phase-Locked Loop.....785

Sheng Zhang, Song Jia, Hanzun Zhang, Rongshan Wei, Weixin Gai (*College of Physics and Information Engineering, Fuzhou University; Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University*)

P1-25 A High-Linear Digital-to-Phase Converter in 40nm CMOS.....789

Yu Ji, Li Ding, and Jing Jin (School of Microelectronics, Shanghai Jiao Tong University)

P1-26 Architecture considerations of LTE/WCDMA wideband power amplifier for efficiency improvement.....793

Abdulraqeb Abdullah Saeed Abdo, Jie Ling, Pinghua Chen (Faculty of Computer, Guangdong University of Technology)

P1-27 An FPGA based verification platform for pipeline ADC digital calibration technology.....797

Yuehong Gong, Min Luo, MingyuWang (Naval Architecture & Marine Engineering College, Shandong Jiaotong University; Microelectronic R&D Center, Harbin Institute of Technology in Weihai)

- P1-28 An Automatic Slope-Calibrated Ramp Generator for Single-Slope ADCs.....801 Shoudong Huang, Wengao Lu, Ye Zhou, Shanzhe Yu, Yacong Zhang, Xueyou Shi, Zhongjian Chen (Key Laboratory of Microelectronic Devices and Circuits, Institute of Microelectronics, Peking University)
- P1-29 A Sub-1dB NF Receiver for 1.5T Magnetic Resonance Imaging.....805 Chang Yu, Xiaojing Lv, Yanhui Li, and Tingting Mo (School of Electronic Information and Electrical Engineering Shanghai Jiao Tong University)

A 1.26-ps-FoM Output-Capacitorless LDO with Dual-Path Active-Feedback P1-30 Frequency Compensation and Current-Reused Dynamic Biasing in 65-nm CMOS

- **Technology.....809** Huimin Qian and Jianping Guo (School of Electronics and Information Technology, Sun Yat-Sen University)
- P1-31 A Double-Latch Comparator for Multi-GS/s SAR ADCs in 28nm CMOS.....813 Pingshun Ma, Yongzhen Chen, and Jiangfeng Wu (*Tongji University*)
- P1-32 A Calibration Technique for Two-Step Single-Slope Analog-to-Digital Converter.....816 Wenjie Huang, Qihui Zhang, Jing Li, Zhong Zhang, Heng Deng, Ning Ning, Qi Yu (School of Electronic Science and Engineering, University of Electronic Science and Technology of China)
- P1-33 A Comparator-Reused Dynamic-Amplifier for Noise-Shaping SAR ADC.....820

Longheng Luo, Xingchen Shen, Jianguo Diao, Fan Ye, Junyan Ren (*State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University*)

P1-34 A CMOS Half-Bridge GaN Driver with 6-30V Input Voltage Range and 5.4ns Propagation Delay.....824

Haosheng Zeng, Hong Zhang, and Jianping Guo (School of Electronics and Information Technology, Sun Yat-sen University)

P1-35 12.5GHz clock generator for 4x100Gbps high speed serial interface.....N/A Kewei Xin, Fangxu Lv, Jianye Wan, Heming Wang, Kaile Guo, Yuxuan Wu (*Air and Missile Defense College, Air Force Engineering University*)

P1-36 A 22-40.5 GHz UWB LNA Design in 0.15um GaAs.....828

Dong Wei, Jincheng Zhang, Tianxiang Wu, Shunli Ma, Junyan Ren (School of Microelectronics, Fudan University)

P1-37 A 256MHz Analog Baseband Chain with tunable Bandwidth and Gain for UWB Receivers.....832

YutingYao, Jipeng Wei, Manxin Li, Shunli Ma, Fan Ye, Junyan Ren (*State-key Laboratory of ASIC and System, Fudan University*)

- P1-38 A 130-150 GHz Power Amplifier for Millimeter Wave Imaging in 65-nm CMOS.....836 Jincheng Zhang, Lihe Nie, Dong Wei, Tianxiang Wu, Shunli Ma, Junyan Ren (*State Key Laboratory of ASIC and System, Fudan University*)
- P1-39 A 36-40 GHz VCO with bonding inductors formillimeter wave 5G Communication.....840 Tianxiang Wu, Jincheng Zhang, Dong Wei, Lihe Nie, Yuting Yao, Shunli Ma, Junyan Ren (*State Key Laboratory of ASIC and System, Fudan University*)
- P1-40 A 63.3ps TDC Measurement System Based on FPGA for Pulsed Laser Ranging.....844 Zhiyong Chen, Weiwei Shi, Guoqiang Xiong, Junwei Yang, Yuan Xu (School of Information and Electronics Engineering, Shenzhen University)
- P1-41 A Power-Area-Efficient Low-Dropout Regulator With Enhanced Buffer Impedance Attenuation......848

Ziyun He, Shaoquan Liao, Zixin Wang, Jianping Guo (School of Microelectronics and Information Technology, Sun Yat-sen University)

Post Session II

P2-1 A Low On-state Voltage and Large Current Capability Thin SOI-LIGBT with Trench NMOS.....852

Jun Huang, Moufu Kong, Xing Bi Chen (State Key Laboratory of Electronic Thin Films

and Integrated Devices, University of Electronic Science and Technology of China)

- P2-2 Analysis and Optimal Design of a New Single-Photon Memristor.....856 PENG Bo, JIN Xiang-Liang (School of Physics and Optoelectronics, Xiangtan University; School of Physics and Electronics, Hunan Normal University)
- P2-3 Inverse RIE micro-loading in deep etching of silicon via array.....860 Xubo Wang, Qing Wang, Jia Zhou (School of Microelectronics, Fudan University)
- P2-4 Improved Model for ESD Failure Caused by Stressing No Connect Pin.....863 Jingrui Ma, Qi-an Xu, Blacksmith Wu, Kanyu Cao (*Product Research and Development, ChangXin Memory Technologies, Inc.*)
- P2-5 A Method to Design 5-Bit Burst Error Correction Code against the Multiple Bit Upset (MBU) in Memories.....867 Jia-Qiang Li, Li-Yi Xiao, Liu He, Hao-Tian Wu (*Microelectronics Center, Harbin* Institute of Technology)
- P2-6 An Obfuscated Challenge Design for APUF to Resist Machine Learning Attacks.....871 Bo Chen, Pengjun Wang, Gang Li (*College of Electrical and Electronic Engineering, Wenzhou University; Faculty of Electrical Engineering and Computer Science, Ningbo University*)
- P2-7 Circuit-Level Soft Error Rate Evaluation Approach Considering Single-Event Multiple Transient.....875

Xiaoyu Zhang, Bin Liang, Ruiqiang Song (College of Computer, National University of Defense Technology)

- P2-8 UVM-based Functional Coverage Driven AXI4-stream Verification.....879 Chunlin Xu, Wei Ni, Yukun Song (Institute of VLSI Design, Hefei University of Technology)
- P2-9 A GaSb/In0.4Ga0.6As Heterojunction Z-Shaped Tunnel Field-Effect Transistor with High Performance.....883

Jiarui Bao, Shuyan Hu, Guangxi Hu, Laigui Hu, Ran Liu, and Lirong Zheng (*State Key Laboratory of ASIC & System, School of Information Science and Technology, Fudan University*)

P2-10 A Configurable Architecture of ANN in Hardware with Resource-Efficient Reusable Neuron.....887

Jiahao Lu, Xianghua Luo, Dongsheng Liu, Peng Liu, Bo Liu (School of Optical and Electronic Information, Huazhong University of Science and Technology; Zhejiang Hikstor Technology Co., Ltd.)

P2-11 Designing a 3D graphics processor for mobile applications.....891

Lingjuan Wu, Wenqian Zhao, Dunshan Yu (College of Informatics, Huazhong Agricultural University; Institute of Microelectronics, Peking University)

P2-12 Learning Sparse Patterns in Deep Neural Networks.....895

Weijing Wen, Fan Yang, Yangfeng Su, Dian Zhou, Xuan Zeng (*State Key laboratory of ASIC and system, Fudan University*)

P2-13 Scheduling Algorithm Based on System of Difference Constraints Using Network Flow.....899

Hao Jiang, Yang Fan and Xuan Zeng (*State Key laboratory of ASIC and system, Fudan University*)

P2-14 Graphene Top-gated MoS2 Phototransistors.....903

Yaochen Sheng, Xinyu Chen, Fuyou Liao, Jianan Deng, Jing Wan, Wenzhong Bao (State Key Laboratory of ASIC and System, School of Microelectronics; School of Information Science and Engineering, Fudan University)

P2-15 Adsorbates on Multilayer Graphene Surface: Morphology, Distribution and Electrical Properties.....906

Muchan Li, Pei Peng, Zhongzheng Tian, Liming Ren, and Yunyi Fu (*Institute of Micro-/Nanoelectronics, Peking University*)

P2-16 Collaborative Implementation of Hardware-Oriented GBDT Compress Algorithm Based on DSP+FPGA.....910

Yafei Li, Kuizhi Mei, Xiao Wang, Zeng Zhang, Hejie Yu (School of Microelectronics, Xi'an Jiaotong University)

P2-17 High-speed Classification of AER Data Based on a Low-cost Hardware System.....914 Jinguo Huang, Yingcheng Lin, Wei He, Xichuan Zhou, Cong Shi, Nanjian Wu, Gang Luo (School of Microelectronics and Communication Engineering, Chongqing University)

P2-18 Approximate Multiplier Using Reordered 4-2 Compressor with OR-based Error Compensation.....918 Yufeng Xu, Yi Guo, Shinji Kimura (Graduate School of Information, Production and

System, Waseda University, Japan)

P2-19 High-Speed ASIC Implementation of Paillier Cryptosystem with Homomorphism.....922 Chun Cai, Hiromitsu Awano, Makoto Ikeda (*EEIS, Graduate School of Engineering, The University of Tokyo; VLSI Design Education Center, The University of Tokyo)*

P2-20 Parallel Global Placement on CPU via Parallel Reduction.....926 Huaidong Gao, Fan Yang, Dian Zhou and Xuan Zeng (*State Key Lab of ASIC & System*,

Fudan University)

An Energy-Efficient Mixed-Signal Parallel Multiply-Accumulate (MAC) Engine P2-21 **Based on Stochastic Computing.....930** Xinyue Zhang, Jiahao Song, Yuan Wang, Yawen Zhang, Zuodong Zhang, Runsheng Wang, Ru Huang (Institute of Microelectronics and Key Laboratory of Microelectronics Devices and Circuits, Peking University) P2-22 Novel smart card SoC memory architecture based on embedded STT-MRAM.....934 Kaiwen Lu, Fengze Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu (School of Optical and Electronic Information, Huazhong University of Science and Technology; Zhejiang Hikstor Technology Co., Ltd.) P2-23 Enhanced Recursive Residual Network for Single Image Super-Resolution.....938 Yi Zhang, Xiaoshan He, Minge Jing, Yibo Fan, Xiaoyang Zeng (School of Microelectronics, Fudan University) An Efficient ASIC Implementation of Public Key Cryptography Algorithm SM2 P2-24 **Based on Module Arithmetic Logic Unit.....942**

Danyang Yang, Zibin Dai, Wei Li, Tao Chen (Institute of Information Science and Technology)

- P2-25 An FPGA Implementation of GCN with Sparse Adjacency Matrix.....946 Luchang Ding, Zhize Huang, Gengsheng Chen (School of Microelectronics, Fudan University)
- P2-26 An FPGA-based Hardware Accelerator of RANSAC Algorithm for Matching of Images Feature Points.....950 Ziwei Zhao, Fei Wang, Qi Ni (School of Electronics and Information Engineering,

Harbin Institute of Technology)

- P2-27 A Implementation for Built-in Self-Testing of RapidIO by JTAG.....954 Hu Chunmei, Zhang Zhenyang, Guo Yang, Xu Jingyanan (School of Computer, National University of Defense Technology)
- P2-28 Improve DRAM Leakage Issue During RAS Operational Phase Through TCAD Simulation.....958 Ning Li, Wen-Yong Jiang, Blacksmith Wu, Kanyu Cao (Product Research and Development, ChangXin Memory Technologies, Inc.)
- P2-29 20, 000-fps Visual Motion Magnification on Pixel-parallel Vision Chip.....962 Junxian He, Xichuan Zhou, Yingcheng Lin, Chonglei Sun, Cong Shi, Nanjian Wu, Gang Luo (School of Microelectronics and Communication Engineering, Chongqing University)

P2-30 A Coarse-to-fine Classification for Motion Blur Kernel Size Estimation with Cascaded Neural Networks.....966 Minyuan Ye, Lei He, Gengsheng Chen (State Key Laboratory of ASIC and System, Fudan University)

P2-31 A pn-coupled Superjunction IGBT for High Switching Speed.....970 Lei Liu, Yao Yao, Meng-Qi Wen, Yue Li, David Wei Zhang (School of Microelectronics, Fudan University; Suzhou Oriental Semiconductor)

P2-32 GaN Schottky Diode Model for THz Multiplier Design with Consideration of Self-heating Effect.....974

Xubo Song, Yuanjie Lv, Yamin Zhang, Lisen Zhang, Shixiong Liang, Xin Tan, Shaobo Dun, Dabao Yang, Zhirong Zhang, Yuangang Wang, Zhihong Feng (*National Key Laboratory of ASIC, Hebei Semiconductor Research Institude; Laboratory of Semiconductor Device Reliability Physics, Beijing University of Technology*)

P2-33 Nonvolatile Binary CNN Accelerator with Extremely Low Standby Power using RRAM for IoT Applications.....977

Yujie Cai, Keji Zhou, Xiaoyong Xue, Mingyu Wang, Xiaoyang Zeng (*State Key Laboratory of ASIC and System, Fudan University*)

P2-34 A New Approximate Multiplier Design for Digital Signal Processing.....981

Yue Zhao, Tong Li, Feng Dong, Qin Wang, Weifeng He, Jianfei Jiang (*Department of Micro/Nano Electronics, Shanghai Jiao Tong University; Beijing iQIYI Science & Technology Co., Ltd.*)

P2-35 Study for NOR Flash cell burn out failure improvement in the advanced node below 65nm.....985

Peng Sun, Yum Li, Yao Yao, Peng-Fei Wang (*State Key Laboratory of ASIC and System, Fudan University*)

P2-36 Deploying and Optimizing Convolutional Neural Networks on Heterogeneous Architecture.....989

Junning Jiang, Liang Cai, Feng Dong, Kehua Yu, Ke Chen, Wei Qu, Jianfei Jiang (School of Microelectronics, Shanghai Jiao Tong University; Beijing iQIYI Science & Technology Co., Ltd.)

P2-37 A digitalized RRAM-based Spiking Neuron Network system with 3-bit weight and unsupervised online learning scheme.....993

Danqing Wu, Shilin Yan, Haodi Tang, Yu Wang, Jiayun Feng, Xianwu Hu, Jiaxin Cao, Yufeng Xie (*State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University*)

P2-38 Hardware Implementation of Convolutional Neural Network for Face Feature Extraction.....997

Ru Ding, Xuemei Tian, Guoqiang Bai, Guangda Su, Xingjun Wu (Institute of Microelectronics, Tsinghua University; Electronic engineering. Tsinghua University)

P2-39 SPICE Modeling and Simulation of High-Performance Wafer-Scale MoS2 Transistors.....1001

> Yuting Yao, Manxin Li, Tianxiang Wu, Hu Xu, Shunli Ma, Wenzhong Bao, Junyan Ren (State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University)

P2-40 Customizing CMOS/ReRAM Hybrid Hardware Architecture for Spiking CNN.....1005 Tianzhi Xue, Baicheng Liu, Wenhao Sun, Song Chen, Yi Kang, and Feng Wu (School of Microelectronics, University of Science and Technology of China)

P2-41 A Low Complexity DDS Based On Optimized CORDIC Algorithm.....1009

Shang Ma, Xuesi Wang, Yongjie Li, Kai Long, Bixin Zhu, Xin Lei (*National Key Laboratory of Science and Technology on Communication, University of Electronic Science and Technology of China; Sichuan Institute of Solid State Circuit, CETC*)

- P2-42 An FPGA based Parallel Implementation for Point Cloud Neural Network.....1014 Xitao Zheng, Mingcheng Zhu, Yuan Xu, Yutong Li (School of Information and Electronics Engineering, Shenzhen University; College of Big Data and Internet, Shenzhen Technology University)
- P2-43 Research and Implementation of TPC Coding In High Bit Rate Telemetry System.....1018 Lili Zhang, Wen Kuang (Institute of Electronic Engineering China Academy of Engineering Physics)
- P2-44 An Area-Efficient Multi-Rate Digital Decimator.....1022 Qi Li, Yujun Shu, Yongzhen Chen and Jiangfeng Wu (College of Electronic and Information Engineering, Tongji University)