

2019 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC 2019)

**Denver, Colorado, USA
18 November 2019**



**IEEE Catalog Number: CFP19W51-POD
ISBN: 978-1-7281-6008-5**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19W51-POD
ISBN (Print-On-Demand):	978-1-7281-6008-5
ISBN (Online):	978-1-7281-6007-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) **MCHPC 2019**

Table of Contents

Message from the Workshop Chairs .v.....	
Organization .vi.....	
Keynote Talks .vii.....	
Panel: Software and Hardware Support for Programming Heterogeneous Memory .viii.....	

Emerging Memory and Architectures

Performance Evaluation of the Intel Optane DC Memory With Scientific Benchmarks .1.....	
<i>Vladimir Mironov (Moscow State University, Russian Federation), Igor Chernykh (Supercomputing lab ICMMG SB RAS, Russian Federation), Igor Kulikov (Supercomputing lab ICMMG SB RAS, Russian Federation), Alexander Moskovsky (RSC Technologies, Russia), Evgeny Epifanovsky (Q-Chem, Inc., USA), and Andrey Kudryavtsev (Intel Corporation, USA)</i>	
Optimizing Data Layouts for Irregular Applications on a Migratory Thread Architecture .7.....	
<i>Thomas Rolinger (University of Maryland, USA), Christopher Krieger (Laboratory for Physical Sciences, USA), and Alan Sussman (University of Maryland, USA)</i>	
Optimizing Post-Copy Live Migration with System-Level Checkpoint Using Fabric-Attached Memory .16.....	
<i>Chih Chou (Texas A&M University, USA), Yuan Chen (JD.com Silicon Valley R&D Center, USA), Dejan Milojicic (Hewlett Packard Labs, USA), Narasimha Reddy (Texas A&M University, USA), and Paul Gratz (Texas A&M University, USA)</i>	

Application and Performance Optimization

Optimizing Memory Layout of Hyperplane Ordering for Vector Supercomputer SX-Aurora TSUBASA .25.....	
<i>Osamu Watanabe (Tohoku University, NEC Corporation Japan), Yuta Hougi (Tohoku University, Japan), Kazuhiko Komatsu (Tohoku University, Japan), Masayuki Sato (Tohoku University, Japan), Akihiro Musa (Tohoku University, NEC Corporation, Japan), and Hiroaki Kobayashi (Tohoku University, Japan)</i>	

Generalized Sparse Matrix-Matrix Multiplication for Vector Engines and Graph Applications .33.....
Jiayu Li (Indiana University Bloomington, USA), Fugang Wang (Indiana University Bloomington, USA), Takuya Araki (NEC, Japan), and Judy Qiu (Indiana University Bloomington, USA)

A Distributed Deep Memory Hierarchy System for Content-based Image Retrieval of Big Whole Slide Image Datasets .43.....
Esma Yildirim (Queensborough Community College of CUNY Bayside, USA), Shaohua Duan (Rutgers University Piscataway, USA), and Xin Qi (Rutgers University, USA)

Unified and Heterogeneous Memory

Performance Evaluation of Advanced Features in CUDA Unified Memory .50.....
Steven Chien (KTH Royal Institute of Technology, Sweden), Ivy Peng (Lawrence Livermore National Laboratory, USA), and Stefano Markidis (KTH Royal Institute of Technology, Sweden)

Explicit Data Layout Management for Autotuning Exploration on Complex Memory Topologies .58.....
Swann Perarnau (Argonne National Laboratory, USA), Brice Videau (Argonne National Laboratory, USA), Nicolas Denoyelle (Argonne National Laboratory, USA), Florence Monna (Argonne National Laboratory, USA), Kamil Iskra (Argonne National Laboratory, USA), and Pete Beckman (Argonne National Laboratory, USA)

Machine Learning Guided Optimal Use of GPU Unified Memory .64.....
Hailu Xu (Florida International University, USA), Murali Emani (Argonne National Laboratory, USA), Pei-Hung Lin (Lawrence Livermore National Laboratory, USA), Liting Hu (Florida International University, USA), and Chunhua Liao (Lawrence Livermore National Laboratory, USA)

Converging Storage and Memory

UMap: Enabling Application-driven Optimizations for Page Management .71.....
Ivy Peng (Lawrence Livermore National Laboratory, USA), Marty McFadden (Lawrence Livermore National Laboratory, USA), Eric Green (Lawrence Livermore National Laboratory, USA), Keita Iwabuchi (Lawrence Livermore National Laboratory, USA), Kai Wu (University of California, Merced, USA), Dong Li (University of California, Merced, USA), Roger Pearce (Lawrence Livermore National Laboratory, USA), and Maya Gokhale (Lawrence Livermore National Laboratory, USA)

Extending OpenMP Map Clause to Bridge Storage and Device Memory .79.....
Kewei Yan (University of North Carolina at Charlotte Charlotte, USA), Anjia Wang (University of North Carolina at Charlotte Charlotte, USA), Xinyao Yi (University of North Carolina at Charlotte Charlotte, USA), and Yonghong Yan (University of North Carolina at Charlotte Charlotte, USA)

Author Index 87.....