2019 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC 2019)

Denver, Colorado, USA
17 November 2019

IEEE Catalog Number: CFP19W49-POD
ISBN: 978-1-7281-6000-9

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP19W49-POD
ISBN (Print-On-Demand): 978-1-7281-6000-9
ISBN (Online): 978-1-7281-5999-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2019 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)

H2RC 2019

Table of Contents

Message from the Workshop Chairs v
Organization vi

Technical Papers

It's all about data movement: Optimising FPGA data access to boost performance 1
Nick Brown (Edinburgh Parallel Computing Centre, UK) and David Dolman (Alpha Data Parallel Systems, UK)

The Memory Controller Wall: Benchmarking the Intel FPGA SDK for OpenCL Memory Interface 11
Hamid Reza Zohouri (Tokyo Institute of Technology, Japan) and Satoshi Matsuoka (Tokyo Institute of Technology, Japan)

Accelerating Large Garbled Circuits on an FPGA-enabled Cloud 19
Miriam Leeser (Northeastern University, USA), Mehmet Gungor (Northeastern University, USA), Kai Huang (Northeastern University, USA), and Stratis Ioannidis (Northeastern University, USA)

High-Throughput Multi-Threaded Sum-Product Network Inference in the Reconfigurable Cloud 26
Micha Ober (Technical University Darmstadt, Germany), Jaco Hofmann (Technical University Darmstadt, Germany), Lukas Sommer (Technical University Darmstadt, Germany), Lukas Weber (Technical University Darmstadt, Germany), and Andreas Koch (Technical University Darmstadt, Germany)

Implementation and Impact of an Ultra-Compact Multi-FPGA Board for Large System Prototyping .34.....
Fabien Chaix (Foundation for Research and Technology Hellas, Greece), Aggelos Ioannou (Foundation for Research and Technology Hellas, Greece), Nikolaos Kossifidis (Foundation for Research and Technology Hellas, Greece), Nikolaos Dimou (Foundation for Research and Technology Hellas, Greece), Giorgos Ieronymakis (Foundation for Research and Technology Hellas, Greece), Manolis Marazakis (Foundation for Research and Technology Hellas, Greece), Vassilis Papaefstathiou (Foundation for Research and Technology Hellas, Greece), Vassilis Flouris (Foundation for Research and Technology Hellas, Greece), Mihailis Ligerakis (Foundation for Research and Technology Hellas, Greece), Georgios Ailamakis (Foundation for Research and Technology Hellas, Greece), Theocharis Vavouris (Foundation for Research and Technology Hellas, Greece), Astrinos Damianakis (Foundation for Research and Technology Hellas, Greece), Manolis Katevenis, and Iakovos Mavroidis (Foundation for Research and Technology Hellas, Greece)

Combining Perfect Shuffle and Bitonic Networks for Efficient Quantum Sorting .42.....
Naveed Mahmud (University of Kansas, USA), Bailey Srimoungchanh (University of Kansas, USA), Bennett Haase-Divine (University of Kansas, USA), Nolan Blankenau (University of Kansas, USA), Annika Kuhnke (University of Kansas, USA), and Esam El-Araby (University of Kansas, USA)

Performance and Energy Efficiency Analysis of Reverse Time Migration on a FPGA Platform .50.....
Joao Carlos Bittencourt (Federal University of Reconcavo da Bahia, Brazil), Wagner Luiz Oliveira (Federal University of Bahia, Brazil), Anderson Nascimento (SENAI CIMATEC, Brazil), Leonardo Fialho (SENAI CIMATEC, Brazil), Joaquim Ranyere Oliveira (SENAI CIMATEC, Brazil), Rodrigo Tutu (SENAI CIMATEC, Brazil), Georgina Rojas (SENAI CIMATEC, Brazil), Laue Rami Jesus (SENAI CIMATEC, Brazil), Andre Lima (SENAI CIMATEC, Brazil), João Marcelo Souza (SENAI CIMATEC, Brazil), Adhvan Furtado (SENAI CIMATEC, Brazil), and Erick Giovani Sperandio Nascimento (SENAI CIMATEC, Brazil)

Author Index 59 . . . . . .