

2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2019)

**Westminster, Colorado, USA
4-7 November 2019**

Pages 1-481



**IEEE Catalog Number: CFP19CAD-POD
ISBN: 978-1-7281-2351-6**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP19CAD-POD |
| ISBN (Print-On-Demand): | 978-1-7281-2351-6 |
| ISBN (Online): | 978-1-7281-2350-9 |
| ISSN: | 1933-7760 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

| | |
|---|-----|
| 1A.1: AN ALL-DIGITAL TRUE RANDOM NUMBER GENERATOR BASED ON CHAOTIC CELLULAR AUTOMATA TOPOLOGY | 1 |
| <i>Scott Best ; Xiaolin Xu</i> | |
| 1A.2: SCR-QRNG: SIDE-CHANNEL RESISTANT DESIGN USING QUANTUM RANDOM NUMBER GENERATOR | 9 |
| <i>Jungmin Park ; Seongjoon Cho ; Taejin Lim ; Swarup Bhunia ; Mark Tehranipoor</i> | |
| 1A.3: STRENGTHENING PUFs USING COMPOSITION | 17 |
| <i>Zhuanhao Wu ; Hiren Patel ; Manoj Sachdev ; Mahesh V. Tripunitara</i> | |
| 1B.1: POWER GRID FIXING FOR ELECTROMIGRATION-INDUCED VOLTAGE FAILURES | 25 |
| <i>Zahi Moudallal ; Valeriy Sukharev ; Farid N. Najm</i> | |
| 1B.2: INCPIRD: FAST LEARNING-BASED PREDICTION OF INCREMENTAL IR DROP | 33 |
| <i>Chia-Tung Ho ; Andrew B. Kahng</i> | |
| 1B.3: ALLOCATION OF STATE RETENTION REGISTERS BOOSTING PRACTICAL APPLICABILITY TO POWER GATED CIRCUITS | 41 |
| <i>Gyoungwan Hyun ; Taewhan Kim</i> | |
| 1B.4: FLIP-FLOP STATE DRIVEN CLOCK GATING: CONCEPT, DESIGN, AND METHODOLOGY | 47 |
| <i>Gyoungwan Hyun ; Taewhan Kim</i> | |
| 1C.1: GAN-CTS: A GENERATIVE ADVERSARIAL FRAMEWORK FOR CLOCK TREE PREDICTION AND OPTIMIZATION | 53 |
| <i>Yi-Chen Lu ; Jeehyun Lee ; Anthony Agnesina ; Kambiz Samadi ; Sung Kyu Lim</i> | |
| 1C.2: OBSTACLE-AWARE GROUP-BASED LENGTH-MATCHING ROUTING FOR PRE-ASSIGNMENT AREA-I/O FLIP-CHIP DESIGNS | 61 |
| <i>Yu-Hsuan Chang ; Hsiang-Ting Wen ; Yao-Wen Chang</i> | |
| 1C.3: GLOBAL INTERCONNECT OPTIMIZATION | 69 |
| <i>Stad Daboul ; Stephan Held ; Bento Natura ; Daniel Rotter</i> | |
| 1C.4: LAGRANGIAN RELAXATION-BASED TIME-DIVISION MULTIPLEXING OPTIMIZATION FOR MULTI-FPGA SYSTEMS | 77 |
| <i>Chak-Wa Pui ; Evangeline F. Y. Young</i> | |
| 1D.1: ZAC: TOWARDS AUTOMATIC OPTIMIZATION AND DEPLOYMENT OF QUANTIZED DEEP NEURAL NETWORKS ON EMBEDDED DEVICES | 85 |
| <i>Qingcheng Xiao ; Yun Liang</i> | |
| 1D.2: POWER-DRIVEN DNN DATAFLOW OPTIMIZATION ON FPGA | 91 |
| <i>Qi Sun ; Tinghuan Chen ; Jin Miao ; Bei Yu</i> | |
| 1D.3: TOWARDS IN-CIRCUIT TUNING OF DEEP LEARNING DESIGNS | 98 |
| <i>Zhiqiang Que ; Daniel Holanda Noronha ; Ruizhe Zhao ; Steven J. E. Wilton ; Wayne Luk</i> | |
| 1D.4: NAIS: NEURAL ARCHITECTURE AND IMPLEMENTATION SEARCH AND ITS APPLICATIONS IN AUTONOMOUS DRIVING | 104 |
| <i>Cong Hao ; Yao Chen ; Xinheng Liu ; Atif Sarwari ; Daryl Sew ; Ashutosh Dhar ; Bryan Wu ; Dongdong Fu ; Jinjun Xiong ; Wen-Mei Hwu ; Junli Gu ; Deming Chen</i> | |
| 1D.5: WHAT YOU SIMULATE IS WHAT YOU SYNTHESIZE: DESIGNING A PROCESSOR CORE FROM C++ SPECIFICATIONS | 112 |
| <i>Simon Rokicki ; Davide Pala ; Joseph Paturel ; Olivier Sentieys</i> | |
| 1D.6: HI-CLOCKFLOW: MULTI-CLOCK DATAFLOW AUTOMATION AND THROUGHPUT OPTIMIZATION IN HIGH-LEVEL SYNTHESIS | 120 |
| <i>Tingyuan Liang ; Jieru Zhao ; Liang Feng ; Sharad Sinha ; Wei Zhang</i> | |
| 2A.1: MAGNET: A MODULAR ACCELERATOR GENERATOR FOR NEURAL NETWORKS | 126 |
| <i>Rangharajan Venkatesan ; Yakun Sophia Shao ; Miaorong Wang ; Jason Clemons ; Steve Dai ; Matthew Fojtik ; Ben Keller ; Alicia Klinefelter ; Nathaniel Pinckney ; Priyanka Raina ; Yanqing Zhang ; Brian Zimmer ; William J. Dally ; Joel Emer ; Stephen W. Keckler ; Brucek Khailany</i> | |
| 2A.2: ACG-ENGINE: AN INFERENCE ACCELERATOR FOR CONTENT GENERATIVE NEURAL NETWORKS | 134 |
| <i>Haobo Xu ; Ying Wang ; Yujie Wang ; Jiajun Li ; Bosheng Liu ; Yinhe Han</i> | |
| 2A.3: ESRCNN: A FRAMEWORK FOR OPTIMIZING SUPER-RESOLUTION TASKS ON DIVERSE EMBEDDED CNN ACCELERATORS | 141 |
| <i>Youngbeom Jung ; Yeongjae Choi ; Jaehyeong Sim ; Lee-Sup Kim</i> | |

| | |
|--|-----|
| 2A.4: FASTWAVE: ACCELERATING AUTOREGRESSIVE CONVOLUTIONAL NEURAL NETWORKS ON FPGA | 149 |
| <i>Shehzeen Hussain ; Mojan Javaheripi ; Paarth Neekhara ; Ryan Kastner ; Farinaz Koushanfar</i> | |
| 2B.1: A DYNAMIC PROGRAMMING-BASED, PATH BALANCING TECHNOLOGY MAPPING ALGORITHM TARGETING AREA MINIMIZATION | 157 |
| <i>Ghasem Pasandi ; Massoud Pedram</i> | |
| 2B.2: A GENERAL LOGIC SYNTHESIS FRAMEWORK FOR MEMRISTOR-BASED LOGIC DESIGN | 165 |
| <i>Zhenhua Zhu ; Mingyuan Ma ; Jialong Liu ; Liying Xu ; Xiaoming Chen ; Yuchao Yang ; Yu Wang ; Huazhong Yang</i> | |
| 2B.3: SEARCHING PARALLEL SEPARATING HYPERPLANES FOR EFFECTIVE COMPRESSION OF THRESHOLD LOGIC NETWORKS | 173 |
| <i>Siang-Yun Lee ; Nian-Ze Lee ; Jie-Hong R. Jiang</i> | |
| 2C.1: APPROXIMATING BEHAVIORAL HW ACCELERATORS THROUGH SELECTIVE PARTIAL EXTRACTIONS ONTO SYNTHESIZABLE PREDICTIVE MODELS | 181 |
| <i>Siyuan Xu ; Benjamin Carrion Schafer</i> | |
| 2C.2: INA: INCREMENTAL NETWORK APPROXIMATION ALGORITHM FOR LIMITED PRECISION DEEP NEURAL NETWORKS | 189 |
| <i>Zheyu Liu ; Kaige Jia ; Weiqiang Liu ; Qi Wei ; Fei Qiao ; Huazhong Yang</i> | |
| 2C.3: ALWANN: AUTOMATIC LAYER-WISE APPROXIMATION OF DEEP NEURAL NETWORK ACCELERATORS WITHOUT RETRAINING | 196 |
| <i>Vojtech Mrazek ; Zdenek Vasicek ; Lukas Sekanina ; Muhammad Abdullah Hanif ; Muhammad Shafique</i> | |
| 2C.4: EXPLOITING RANDOMNESS IN STOCHASTIC COMPUTING | 204 |
| <i>Paishun Ting ; John P. Hayes</i> | |
| 2D.1: OVERVIEW OF 2019 CAD CONTEST AT ICCAD | 210 |
| <i>Ulf Schlichtmann ; Sabya Das ; Ing-Chao Lin ; Mark Po-Hung Lin</i> | |
| 2D.2: 2019 CAD CONTEST: LOGIC REGRESSION ON HIGH DIMENSIONAL BOOLEAN SPACE | 212 |
| <i>Ching-Yi Huang ; Chi-An Rocky Wu ; Tung-Yuan Lee ; Chih-Jen Jacky Hsu ; Kei-Yong Khoo</i> | |
| 2D.3: 2019 CAD CONTEST: SYSTEM-LEVEL FPGA ROUTING WITH TIMING DIVISION MULTIPLEXING TECHNIQUE | 218 |
| <i>Yu-Hsuan Su ; Richard Sun ; Pei-Hsin Ho</i> | |
| 2D.4: 2019 CAD CONTEST: LEF/DEF BASED GLOBAL ROUTING | 220 |
| <i>Sergei Dolgov ; Alexander Volkov ; Lutong Wang ; Bangqi Xu</i> | |
| 2D.5: DATC RDF-2019: TOWARDS A COMPLETE ACADEMIC REFERENCE DESIGN FLOW | 224 |
| <i>Jianli Chen ; Iris Hui-Ru Jiang ; Jinwook Jung ; Andrew B. Kahng ; Victor N. Kravets ; Yih-Lang Li ; Shih-Ting Lin ; Mingyu Woo</i> | |
| 3A.1: REDRAM: A RECONFIGURABLE PROCESSING-IN-DRAM PLATFORM FOR ACCELERATING BULK BIT-WISE OPERATIONS | 230 |
| <i>Shaahin Angizi ; Deliang Fan</i> | |
| 3A.2: AN AGILE PRECISION-TUNABLE CNN ACCELERATOR BASED ON RERAM | 238 |
| <i>Yintao He ; Ying Wang ; Yongchen Wang ; Huawei Li ; Xiaowei Li</i> | |
| 3A.3: TOWARD INSTANTANEOUS SANITIZATION THROUGH DISTURBANCE-INDUCED ERRORS AND RECYCLING PROGRAMMING OVER 3D FLASH MEMORY | 245 |
| <i>Wei-Chen Wang ; Ping-Hsien Lin ; Yung-Chun Li ; Chien-Chung Ho ; Yu-Ming Chang ; Yuan-Hao Chang</i> | |
| 3B.1: EFFICIENT UNCERTAINTY MODELING FOR SYSTEM DESIGN VIA MIXED INTEGER PROGRAMMING | 253 |
| <i>Zichang He ; Weilong Cui ; Chunfeng Cui ; Timothy Sherwood ; Zheng Zhang</i> | |
| 3B.2: BAGNET: BERKELEY ANALOG GENERATOR WITH LAYOUT OPTIMIZER BOOSTED WITH DEEP NEURAL NETWORKS | 261 |
| <i>Kourosh Hakhamaneshi ; Nick Werblun ; Pieter Abbeel ; Vladimir Stojanovic</i> | |
| 3B.3: FLIPCY: EFFICIENT PATTERN REDISTRIBUTION FOR ENHANCING MLC PCM RELIABILITY AND STORAGE DENSITY | 269 |
| <i>Muhammad Imran ; Taehyun Kwon ; Jung Min You ; Joon-Sung Yang</i> | |
| 3C.1: ENDURANCE ENHANCEMENT OF MULTI-LEVEL CELL PHASE CHANGE MEMORY | 276 |
| <i>Cheongwon Lee ; Youngsoo Song ; Youngsoo Shin</i> | |
| 3C.2: VOM: FLOW-PATH VALIDATION AND CONTROL-SEQUENCE OPTIMIZATION FOR MULTILAYERED CONTINUOUS-FLOW MICROFLUIDIC BIOCHIPS | 284 |
| <i>Mengchu Li ; Tsun-Ming Tseng ; Yanlu Ma ; Tsung-Yi Ho ; Ulf Schlichtmann</i> | |
| 3C.3: TASK MAPPING-ASSISTED LASER POWER SCALING FOR OPTICAL NETWORK-ON-CHIPS | 292 |
| <i>Yuyang Wang ; Kwang-Ting Cheng</i> | |

| | |
|--|-----|
| 4A.1: HOW TO EFFICIENTLY HANDLE COMPLEX VALUES?: IMPLEMENTING DECISION DIAGRAMS FOR QUANTUM COMPUTING | 298 |
| <i>Alwin Zulehner ; Stefan Hillmich ; Robert Wille</i> | |
| 4A.2: THE ROLE OF MULTIPLICATIVE COMPLEXITY IN COMPILING LOW \$T\$-COUNT ORACLE CIRCUITS | 305 |
| <i>Giulia Meuli ; Mathias Soeken ; Earl Campbell ; Martin Roetteler ; Giovanni De Micheli</i> | |
| 4A.3: TOWARDS HDL-BASED SYNTHESIS OF REVERSIBLE CIRCUITS WITH NO ADDITIONAL LINES | 313 |
| <i>Robert Wille ; Majid Haghparast ; Smaran Adarsh ; M Tanmay</i> | |
| 4B.1: ANALYZING AND MODELING IN-STORAGE COMPUTING WORKLOADS ON EISC — AN FPGA-BASED SYSTEM-LEVEL EMULATION PLATFORM | 320 |
| <i>Zhenyuan Ruan ; Tong He ; Jason Cong</i> | |
| 4B.2: REDESK: A RECONFIGURABLE DATAFLOW ENGINE FOR SPARSE KERNELS ON HETEROGENEOUS PLATFORMS | 328 |
| <i>Kai Lu ; Zhaoshi Li ; Leibo Liu ; Jiawei Wang ; Shouyi Yin ; Shaojun Wei</i> | |
| 4B.3: CENTRIFUGE: EVALUATING FULL-SYSTEM HLS-GENERATED HETEROGENEOUS-ACCELERATOR SOCS USING FPGA-ACCELERATION | 336 |
| <i>Qijing Huang ; Christopher Yarp ; Sagar Karandikar ; Nathan Pemberton ; Benjamin Brock ; Liang Ma ; Guohao Dai ; Robert Quitt ; Krste Asanovic ; John Wawrzynek</i> | |
| 4C.1: ELFPLACE: ELECTROSTATICS-BASED PLACEMENT FOR LARGE-SCALE HETEROGENEOUS FPGAS | 344 |
| <i>Wuxi Li ; Yibo Lin ; David Z. Pan</i> | |
| 4C.2: ANALYTICAL PLACEMENT WITH 3D POISSON'S EQUATION AND ADMM BASED OPTIMIZATION FOR LARGE-SCALE 2.5D HETEROGENEOUS FPGAS | 352 |
| <i>Jianli Chen ; Wenxing Zhu ; Jun Yu ; Lei He ; Yao-Wen Chang</i> | |
| 4C.3: A NOVEL MACRO PLACEMENT APPROACH BASED ON SIMULATED EVOLUTION ALGORITHM | 360 |
| <i>Jai-Ming Lin ; You-Lun Deng ; Ya-Chu Yang ; Jia-Jian Chen ; Yao-Chieh Chen</i> | |
| 4D.3: SFLL-HLS: STRIPPED-FUNCTIONALITY LOGIC LOCKING MEETS HIGH-LEVEL SYNTHESIS | 367 |
| <i>Muhammad Yasin ; Chongzhi Zhao ; Jeyavijayan Jv Rajendran</i> | |
| 4D.4: RESOLVING THE TRILEMMA IN LOGIC ENCRYPTION | 371 |
| <i>Hai Zhou ; Amin Rezaei ; Yuanqi Shen</i> | |
| 5A.1: HOLISTIC POWER SIDE-CHANNEL LEAKAGE ASSESSMENT: TOWARDS A ROBUST MULTIDIMENSIONAL METRIC | 379 |
| <i>Alric Althoff ; Jeremy Blackstone ; Ryan Kastner</i> | |
| 5A.2: AUTOMATED PROBE REPOSITIONING FOR ON-DIE EM MEASUREMENTS | 387 |
| <i>Bastian Richter ; Alexander Wild ; Amir Moradi</i> | |
| 5A.3: CHASE: A CONFIGURABLE HARDWARE-ASSISTED SECURITY EXTENSION FOR REAL-TIME SYSTEMS | 393 |
| <i>Ghada Dessouky ; Shaza Zeitouni ; Ahmad Ibrahim ; Lucas Davi ; Ahmad-Reza Sadeghi</i> | |
| 5B.1: EMBEDDING BINARY PERCEPTRONS IN FPGA TO IMPROVE AREA, POWER AND PERFORMANCE | 401 |
| <i>Ankit Wagle ; Elham Azari ; Sarma Vrudhula</i> | |
| 5B.2: A DEEP-REINFORCEMENT-LEARNING-BASED SCHEDULER FOR FPGA HLS | 409 |
| <i>Hongzheng Chen ; Minghua Shen</i> | |
| 5B.3: TAGGED SENTENTIAL DECISION DIAGRAMS: COMBINING STANDARD AND ZERO-SUPPRESSED COMPRESSION AND TRIMMING RULES | 417 |
| <i>Liangda Fang ; Biqing Fang ; Hai Wan ; Zeqi Zheng ; Liang Chang ; Quan Yu</i> | |
| 5C.1: TIMING-AWARE FILL INSERTIONS WITH DESIGN-RULE AND DENSITY CONSTRAINTS | 425 |
| <i>Tingshen Lan ; Xingquan Li ; Jianli Chen ; Jun Yu ; Lei He ; Senhua Dong ; Wenxing Zhu ; Yao-Wen Chang</i> | |
| 5C.2: GRAPH- AND ILP-BASED CUT REDISTRIBUTION FOR TWO-DIMENSIONAL DIRECTED SELF-ASSEMBLY | 433 |
| <i>Zhan-Ling Wang ; Yao-Wen Chang</i> | |
| 5C.3: MACHINE LEARNING-BASED HOTSPOT DETECTION: FALLACIES, PITFALLS AND MARCHING ORDERS | 440 |
| <i>Gaurav Rajavendra Reddy ; Kareem Madkour ; Yiorgos Makris</i> | |
| 5D.2: HOW TO OBTAIN AND RUN LIGHT AND EFFICIENT DEEP LEARNING NETWORKS | 448 |
| <i>Fan Chen ; Wei Wen ; Linghao Song ; Jingchi Zhang ; Hai Helen Li ; Yiran Chen</i> | |

| | |
|--|-----|
| 5D.3: MAKING THE FAULT-TOLERANCE OF EMERGING NEURAL NETWORK ACCELERATORS SCALABLE | 453 |
| <i>Tao Liu ; Wujie Wen</i> | |
| 6A.1: TUCKER TENSOR DECOMPOSITION ON FPGA | 458 |
| <i>Kaiqi Zhang ; Xiyuan Zhang ; Zheng Zhang</i> | |
| 6A.2: SEMIHD: SEMI-SUPERVISED LEARNING USING HYPERDIMENSIONAL COMPUTING | 466 |
| <i>Mohsen Imani ; Samuel Bosch ; Mojan Javaheripi ; Bitar Rouhani ; Xinyu Wu ; Farinaz Koushanfar ; Tajana Rosing</i> | |
| 6A.3: ENABLING SECURE IN-MEMORY NEURAL NETWORK COMPUTING BY SPARSE FAST GRADIENT ENCRYPTION | 474 |
| <i>Yi Cai ; Xiaoming Chen ; Lu Tian ; Yu Wang ; Huazhong Yang</i> | |
| 6A.4: MIXED PRECISION NEURAL ARCHITECTURE SEARCH FOR ENERGY EFFICIENT DEEP LEARNING | 482 |
| <i>Chengyue Gong ; Zixuan Jiang ; Dilin Wang ; Yibo Lin ; Qiang Liu ; David Z. Pan</i> | |
| 6B.1: PURE: USING VERIFIED REMOTE ATTESTATION TO OBTAIN PROOFS OF UPDATE, RESET AND ERASURE IN LOW-END EMBEDDED SYSTEMS | 489 |
| <i>Ivan De Oliveira Nunes ; Karim Eldefrawy ; Norrathep Rattanavipanon ; Gene Tsudik</i> | |
| 6B.2: MULTIVERSION CONCURRENCY CONTROL ON INTERMITTENT SYSTEMS | 497 |
| <i>Wei-Ming Chen ; Yi-Ting Chen ; Pi-Cheng Hsiu ; Tei-Wei Kuo</i> | |
| 6B.3: UNDERSTANDING AND EXPLOITING THE INTERNALS OF GPU RESOURCE ALLOCATION FOR CRITICAL SYSTEMS | 505 |
| <i>Alejandro J. Calderón ; Leonidas Kosmidis ; Carlos F. Nicolás ; Francisco J. Cazorla ; Peio Onaindia</i> | |
| 6B.4: GENUNLOCK: AN AUTOMATED GENETIC ALGORITHM FRAMEWORK FOR UNLOCKING LOGIC ENCRYPTION | 513 |
| <i>Huili Chen ; Cheng Fu ; Jishen Zhao ; Farinaz Koushanfar</i> | |
| 6C.1: REDUCING COMPILATION EFFORT IN COMMERCIAL FPGA EMULATION SYSTEMS USING MACHINE LEARNING | 521 |
| <i>Anthony Agnesina ; Etienne Lepercq ; Jose Escobedo ; Sung Kyu Lim</i> | |
| 6C.2: GOLDEN GATE: BRIDGING THE RESOURCE-EFFICIENCY GAP BETWEEN ASICS AND FPGA PROTOTYPES | 529 |
| <i>Albert Magyar ; David Biancolin ; John Koentig ; Sanjit Seshia ; Jonathan Bachrach ; Krste Asanovic</i> | |
| 6C.3: SPEC&CHECK: AN APPROACH TO THE BUILDING OF SHARED-MEMORY RUNTIME CHECKERS FOR MULTICORE CHIP DESIGN VERIFICATION | 537 |
| <i>Marleson Graf ; Olav P. Henschel ; Rafael P. Alevato ; Luiz C. V. Dos Santos</i> | |
| 6C.4: TIME-FRAME FOLDING: BACK TO THE SEQUENTIALITY | 544 |
| <i>Po-Chun Chien ; Jie-Hong R. Jiang</i> | |
| 6D.3: MUQUT: MULTI-CONSTRAINT QUANTUM CIRCUIT MAPPING ON NISQ COMPUTERS: INVITED PAPER | 552 |
| <i>Debjyoti Bhattacharjee ; Abdullah Ash Saki ; Mahabubul Alam ; Anupam Chattopadhyay ; Swaroop Ghosh</i> | |
| 7A.1: VERIFYING CONFORMANCE OF NEURAL NETWORK MODELS: INVITED PAPER | 559 |
| <i>Monal Narasimhamurthy ; Taisa Kushner ; Souradeep Dutta ; Sriram Sankaranarayanan</i> | |
| 7A.2: NN-DEPENDABILITY-KIT: ENGINEERING NEURAL NETWORKS FOR SAFETY-CRITICAL AUTONOMOUS DRIVING SYSTEMS | 567 |
| <i>Chih-Hong Cheng ; Chung-Hao Huang ; Georg Nührenberg</i> | |
| 7A.3: LEARNING DEEP NEURAL NETWORK CONTROLLERS FOR DYNAMICAL SYSTEMS WITH SAFETY GUARANTEES: INVITED PAPER | 573 |
| <i>Jyotirmoy V. Deshmukh ; James P. Kapinski ; Tomoya Yamaguchi ; Danil Prokhorov</i> | |
| 7A.4: TOWARDS VERIFICATION-AWARE KNOWLEDGE DISTILLATION FOR NEURAL-NETWORK CONTROLLED SYSTEMS: INVITED PAPER | 580 |
| <i>Jiameng Fan ; Chao Huang ; Wenchao Li ; Xin Chen ; Qi Zhu</i> | |
| 7B.1: A UNIFORM MODELING METHODOLOGY FOR BENCHMARKING DNN ACCELERATORS | 588 |
| <i>Indranil Palit ; Qiuwen Lou ; Robert Perricone ; Michael Niemier ; X. Sharon Hu</i> | |
| 7B.2: PABO: PSEUDO AGENT-BASED MULTI-OBJECTIVE BAYESIAN HYPERPARAMETER OPTIMIZATION FOR EFFICIENT NEURAL ACCELERATOR DESIGN | 595 |
| <i>Maryam Parsa ; Aayush Ankit ; Amirkoushyar Ziabari ; Kaushik Roy</i> | |
| 7B.3: ACCELERGY: AN ARCHITECTURE-LEVEL ENERGY ESTIMATION METHODOLOGY FOR ACCELERATOR DESIGNS | 603 |
| <i>Yannan Nellie Wu ; Joel S. Emer ; Vivienne Sze</i> | |
| 7C.1: ROAD: IMPROVING RELIABILITY OF MULTI-CORE SYSTEM VIA ASYMMETRIC AGING | 611 |
| <i>Yu-Guang Chen ; Ing-Chao Lin ; Jian-Ting Ke</i> | |

| | |
|---|------------|
| 7C.2: A STATISTICAL TIMING MODEL FOR LOW VOLTAGE DESIGN CONSIDERING PROCESS VARIATION..... | 619 |
| <i>Peng Cao ; Zhiyuan Liu ; Jiangping Wu ; Jingjing Guo ; Jun Yang ; Longxing Shi</i> | |
| 7C.3: EFFICIENT YIELD ANALYSIS FOR SRAM AND ANALOG CIRCUITS USING META-MODEL BASED IMPORTANCE SAMPLING METHOD | 627 |
| <i>Xiao Shi ; Hao Yan ; Jiajia Zhang ; Qiancun Huang ; Longxing Shi ; Lei He</i> | |
| 7D.1: WAVELENGTH-ROUTED OPTICAL NOCS: DESIGN AND EDA — STATE OF THE ART AND FUTURE DIRECTIONS: INVITED PAPER..... | 635 |
| <i>Tsun-Ming Tseng ; Alexandre Truppel ; Mengchu Li ; Mahdi Nikdast ; Ulf Schlichtmann</i> | |
| 7D.2: DESIGN TECHNOLOGY FOR SCALABLE AND ROBUST PHOTONIC INTEGRATED CIRCUITS: INVITED PAPER | 641 |
| <i>Zheng Zhao ; Jiaqi Gu ; Zhoufeng Ying ; Chenghao Feng ; Ray T. Chen ; David Z. Pan</i> | |
| 7D.3: SYSTEMATIC EXPLORATION OF HIGH-RADIX INTEGRATED SILICON PHOTONIC SWITCHES FOR DATACENTERS..... | 648 |
| <i>Zhifei Wang ; Jun Feng ; Xuanqi Chen ; Zhehui Wang ; Jiayu Zhang ; Shixi Chen ; Jiang Xu</i> | |
| 7D.4: LATEST ADVANCEMENTS TO THE INDUSTRY-LEADING EPDA DESIGN FLOW FOR SILICON PHOTONICS: INVITED PAPER | 656 |
| <i>James Pond ; Xu Wang ; Zeqin Lu ; Ellen Schelew ; Gilles Lamant ; Ahmadreza Farsaei</i> | |
| 7D.5: FROM INVERSE DESIGN TO IMPLEMENTATION OF PRACTICAL PHOTONICS | 662 |
| <i>Jinhie Skarda ; Logan Su ; Ki Youl Yang ; Dries Verduyck ; Neil V. Sapra ; Jelena Vuckovic</i> | |
| 8A.1: NEURAL NETWORK-INSPIRED ANALOG-TO-DIGITAL CONVERSION TO ACHIEVE SUPER-RESOLUTION WITH LOW-PRECISION RRAM DEVICES | 666 |
| <i>Weidong Cao ; Liu Ke ; Ayan Chakrabarti ; Xuan Zhang</i> | |
| 8A.2: AN EVENT-DRIVEN NEUROMORPHIC SYSTEM WITH BIOLOGICALLY PLAUSIBLE TEMPORAL DYNAMICS | 673 |
| <i>Haowen Fang ; Amar Shrestha ; Ziyi Zhao ; Yilan Li ; Qinru Qiu</i> | |
| 8A.3: A PVT-ROBUST CUSTOMIZED 4T EMBEDDED DRAM CELL ARRAY FOR ACCELERATING BINARY NEURAL NETWORKS | 681 |
| <i>Hyein Shin ; Jaehyeong Sim ; Daewoong Lee ; Lee-Sup Kim</i> | |
| 8A.4: AN ENERGY-EFFICIENT PROCESSING-IN-MEMORY ARCHITECTURE FOR LONG SHORT TERM MEMORY IN SPIN ORBIT TORQUE MRAM..... | 689 |
| <i>Kyeonghan Kim ; Hyein Shin ; Jaehyeong Sim ; Myeonggu Kang ; Lee-Sup Kim</i> | |
| 8B.1: RE-TANGLE: A RERAM-BASED PROCESSING-IN-MEMORY ARCHITECTURE FOR TRANSACTION-BASED BLOCKCHAIN..... | 697 |
| <i>Qian Wang ; Tianyu Wang ; Zhaoyan Shen ; Zhiping Jia ; Mengying Zhao ; Zili Shao</i> | |
| 8B.2: HAML-SSD: A HARDWARE ACCELERATED HOTNESS-AWARE MACHINE LEARNING BASED SSD MANAGEMENT..... | 705 |
| <i>Bingzhe Li ; Chunhua Deng ; Jinfeng Yang ; David Lilja ; Bo Yuan ; David Du</i> | |
| 8B.3: ACCELERATING GARBAGE COLLECTION FOR 3D MLC FLASH MEMORY WITH SLC BLOCKS | 713 |
| <i>Shuai Li ; Wei Tong ; Jingning Liu ; Bing Wu ; Yazhi Feng</i> | |
| 8C.1: MULTI-STAGE OPTIMIZATION FOR ENERGY-EFFICIENT ACTIVE CELL BALANCING IN BATTERY PACKS | 721 |
| <i>Debayan Roy ; Swaminathan Narayanaswamy ; Alma Pröbstl ; Samarjit Chakraborty</i> | |
| 8C.2: ADAR: ADVERSARIAL ACTIVITY RECOGNITION IN WEARABLES..... | 729 |
| <i>Ramesh Kumar Sah ; Hassan Ghasemzadeh</i> | |
| 8C.3: 4D-CGRA: INTRODUCING BRANCH DIMENSION TO SPATIO-TEMPORAL APPLICATION MAPPING ON CGRAS..... | 737 |
| <i>Manupa Karunaratne ; Dhananjaya Wijerathne ; Tulika Mitra ; Li-Shiuan Peh</i> | |
| 8C.4: WCET GUARANTEES FOR OPPORTUNISTIC RUNTIME RECONFIGURATION | 745 |
| <i>Marvin Damschen ; Lars Bauer ; Jörg Henkel</i> | |
| 8D.1: LOOKING INTO THE MIRROR OF OPEN SOURCE: INVITED PAPER..... | 751 |
| <i>Andrew B. Kahng</i> | |
| 8D.2: LSORACLE: A LOGIC SYNTHESIS FRAMEWORK DRIVEN BY ARTIFICIAL INTELLIGENCE: INVITED PAPER..... | 759 |
| <i>Walter Lau Neto ; Max Austin ; Scott Temple ; Luca Amaru ; Xifan Tang ; Pierre-Emmanuel Gaillardon</i> | |
| 8D.3: UNLOCKING THE POWER OF FORMAL HARDWARE VERIFICATION WITH COSA AND SYMBOLIC QED: INVITED PAPER..... | 765 |
| <i>Florian Lonsing ; Karthik Ganesan ; Makai Mann ; Srinivasa Shashank Nuthakki ; Eshan Singh ; Mario Srouji ; Yahan Yang ; Subhasish Mitra ; Clark Barrett</i> | |

| | |
|--|-----|
| 8D.4: MAGICAL: TOWARD FULLY AUTOMATED ANALOG IC LAYOUT LEVERAGING HUMAN AND MACHINE INTELLIGENCE: INVITED PAPER | 773 |
| <i>Biyang Xu ; Keren Zhu ; Mingjie Liu ; Yibo Lin ; Shaolan Li ; Xiyuan Tang ; Nan Sun ; David Z. Pan</i> | |
| 9A.1: IS ROBUST DESIGN-FOR-SECURITY ROBUST ENOUGH? ATTACK ON LOCKED CIRCUITS WITH RESTRICTED SCAN CHAIN ACCESS | 781 |
| <i>Nimisha Limaye ; Abhrajit Sengupta ; Mohammed Nabeel ; Ozgur Sinanoglu</i> | |
| 9A.2: ICYSAT: IMPROVED SAT-BASED ATTACKS ON CYCLIC LOCKED CIRCUITS | 789 |
| <i>Kaveh Shamsi ; David Z. Pan ; Yier Jin</i> | |
| 9A.3: SECURITY AND COMPLEXITY ANALYSIS OF LUT-BASED OBFUSCATION: FROM BLUEPRINT TO REALITY | 796 |
| <i>Gaurav Kolhe ; Hadi Mardani Kamali ; Miklesh Naicker ; Tyler David Sheaves ; Hamid Mahmoodi ; P D Sai Manoj ; Houman Homayoun ; Setareh Rafatirad ; Avesta Sasan</i> | |
| 9B.1: OPEN-SOURCE INCUBATION ECOSYSTEM FOR DIGITAL MICROFLUIDICS — STATUS AND ROADMAP: INVITED PAPER | 804 |
| <i>Xing Huang ; Chi-Chun Liang ; Jia Li ; Tsung-Yi Ho ; Chang-Jin Kim</i> | |
| 9B.2: SCALING MICROFLUIDICS TO COMPLEX, DYNAMIC PROTOCOLS: INVITED PAPER | 810 |
| <i>Max Willsey ; Ashley Stephenson ; Chris Takahashi ; Bichlien Nguyen ; Karin Strauss ; Luis Ceze</i> | |
| 9B.3: SPECIFICATION, INTEGRATION, AND BENCHMARKING OF CONTINUOUS FLOW MICROFLUIDIC DEVICES: INVITED PAPER | 816 |
| <i>Radhakrishna Sanka ; Brian Crites ; Jeffrey McDaniel ; Philip Brisk ; Douglas Densmore</i> | |
| 9B.4: CLOUD COLUMBA: ACCESSIBLE DESIGN AUTOMATION PLATFORM FOR PRODUCTION AND INSPIRATION: INVITED PAPER | 824 |
| <i>Tsun-Ming Tseng ; Mengchu Li ; Yushen Zhang ; Tsung-Yi Ho ; Ulf Schlichtmann</i> | |
| 9B.5: THE INTERNET OF MICROFLUIDIC THINGS: PERSPECTIVES ON SYSTEM ARCHITECTURE AND DESIGN CHALLENGES: INVITED PAPER | 830 |
| <i>Mohamed Ibrahim ; Maria Gorlatova ; Krishnendu Chakrabarty</i> | |
| 9C.1: GENIUSRROUTE: A NEW ANALOG ROUTING PARADIGM USING GENERATIVE NEURAL NETWORK GUIDANCE | 838 |
| <i>Keren Zhu ; Mingjie Liu ; Yibo Lin ; Biyang Xu ; Shaolan Li ; Xiyuan Tang ; Nan Sun ; David Z. Pan</i> | |
| 9C.2: ACHIEVING ROUTING INTEGRITY IN ANALOG LAYOUT MIGRATION VIA CARTESIAN DETECTION LINES | 846 |
| <i>Hao-Yu Chi ; Zi-Jun Lin ; Chia-Hao Hung ; Chien-Nan Jimmy Liu ; Hung-Ming Chen</i> | |
| 9C.3: EFFICIENT PERFORMANCE TRADE-OFF MODELING FOR ANALOG CIRCUIT BASED ON BAYESIAN NEURAL NETWORK | 852 |
| <i>Zhengqi Gao ; Jun Tao ; Fan Yang ; Yangfeng Su ; Dian Zhou ; Xuan Zeng</i> | |
| 9C.4: A SPECTRAL CONVOLUTIONAL NET FOR CO-OPTIMIZATION OF INTEGRATED VOLTAGE REGULATORS AND EMBEDDED INDUCTORS | 860 |
| <i>Hakki Mert Torun ; Huan Yu ; Nihar Dasari ; Venkata Chaitanya Krishna Chekuri ; Arvind Singh ; Jinwoo Kim ; Sung Kyu Lim ; Saibal Mukhopadhyay ; Madhavan Swaminathan</i> | |
| 9D.1: DEEPEYE: A DEEPLY TENSOR-COMPRESSED NEURAL NETWORK HARDWARE ACCELERATOR: INVITED PAPER | 868 |
| <i>Yuan Cheng ; Guangya Li ; Ngai Wong ; Hai-Bao Chen ; Hao Yu</i> | |
| 9D.2: HIGH-PERFORMANCE HARDWARE ARCHITECTURE FOR TENSOR SINGULAR VALUE DECOMPOSITION: INVITED PAPER | 876 |
| <i>Chunhua Deng ; Miao Yin ; Xiao-Yang Liu ; Xiaodong Wang ; Bo Yuan</i> | |
| 9D.3: TENSOR METHODS FOR GENERATING COMPACT UNCERTAINTY QUANTIFICATION AND DEEP LEARNING MODELS | 882 |
| <i>Chunfeng Cui ; Cole Hawkins ; Zheng Zhang</i> | |
| 9D.5: FACILITATING DEPLOYMENT OF A WAFER-BASED ANALYTIC SOFTWARE USING TENSOR METHODS: INVITED PAPER | 888 |
| <i>Li-C. Wang ; Chuanhe Jay Shan ; Ahmed Wahba</i> | |
| 10A.1: KARNA: A GATE-SIZING BASED SECURITY AWARE EDA FLOW FOR IMPROVED POWER SIDE-CHANNEL ATTACK PROTECTION | 896 |
| <i>Patanjali Slpsk ; Prasanna Karthik Vairam ; Chester Rebeiro ; V. Kamakoti</i> | |
| 10A.2: SCRIP: SECURE RANDOM CLOCK EXECUTION ON SOFT PROCESSOR SYSTEMS TO MITIGATE POWER-BASED SIDE CHANNEL ATTACKS | 904 |
| <i>Darshana Jayasinghe ; Aleksandar Ignjatovic ; Sri Parameswaran</i> | |
| 10A.3: ACTIVE FENCES AGAINST VOLTAGE-BASED SIDE CHANNELS IN MULTI-TENANT FPGAS | 911 |
| <i>Jonas Krautter ; Dennis R. E. Gnad ; Falk Schellenberg ; Amir Moradi ; Mehdi B. Tahoori</i> | |
| 10B.1: CLOCK GATING SYNTHESIS OF NETLIST WITH CYCLIC LOGIC PATHS | 919 |
| <i>Yonghui Kwon ; Inhak Han ; Youngsoo Shin</i> | |

| | |
|--|-----|
| 10B.2: WORKLOAD-AWARE OPPORTUNISTIC ENERGY EFFICIENCY IN MULTI-FPGA PLATFORMS | 925 |
| <i>Sahand Salamat ; Behnam Khaleghi ; Mohsen Imani ; Tajana Rosing</i> | |
| 10B.3: NANOTHERM: AN ANALYTICAL FOURIER-BOLTZMANN FRAMEWORK FOR FULL CHIP THERMAL SIMULATIONS | 933 |
| <i>Shashank Varshney ; Hameedah Sultan ; Palkesh Jain ; Smruti R. Sarangi</i> | |
| 10C.1: GLOBAL ROUTING ON RHOMBOIDAL TILES | 941 |
| <i>Nicolai Hähnle ; Pietro Saccardi</i> | |
| 10C.2: SPROUTE: A SCALABLE PARALLEL NEGOTIATION-BASED GLOBAL ROUTER | 949 |
| <i>Jiayuan He ; Martin Burtscher ; Rajit Manohar ; Keshav Pingali</i> | |
| 10C.3: DR. CU 2.0: A SCALABLE DETAILED ROUTING FRAMEWORK WITH CORRECT-BY-CONSTRUCTION DESIGN RULE SATISFACTION | 957 |
| <i>Haocheng Li ; Gengjie Chen ; Bentian Jiang ; Jingsong Chen ; Evangeline F. Y. Young</i> | |
| 10D.1: THE IMPACT OF EMERGING TECHNOLOGIES ON ARCHITECTURES AND SYSTEM-LEVEL MANAGEMENT: INVITED PAPER | 964 |
| <i>Jörg Henkel ; Hussam Amrouch ; Martin Rapp ; Sami Salamin ; Dayane Reis ; Di Gao ; Xunzhao Yin ; Michael Niemier ; Cheng Zhuo ; X. Sharon Hu ; Hsiang-Yun Cheng ; Chia-Lin Yang</i> | |
| Author Index | |