

2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC 2019)

**Cuzco, Peru
6 – 9 October 2019**



**IEEE Catalog Number: CFP19LSI-POD
ISBN: 978-1-7281-3916-6**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19LSI-POD
ISBN (Print-On-Demand):	978-1-7281-3916-6
ISBN (Online):	978-1-7281-3915-9
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Contents

1	Organization Committee	10
2	Keynotes	13
2.1	Luca Benini, Universita di Bologna, Italy, "Open, Secure, Near-Sensor Analytics: A Parallel Ultra-Low Power (PULP) Approach"	14
2.2	Raul Camposano, Sage Design Automation, USA, "EDA and Machine Learning Hardware"	15
2.3	Laleh Behjat, University of Calgary, Canada, "Solving Scalability Problems in EDA by Using Optimization and Machine Learning"	16
3	Invited Talks	17
3.1	Claudionor Coelho, Google, USA, "Designing Application Specific Machine Learning/Deep Learning Cores"	17
3.2	Kazuhiro Kosuge, Tohoku University, Japan, "Dance Partner Robots and a Co-worker Robot PaDY"	18
3.3	Francois Rivet, Bordeaux Institute of Technology, France, "5G Radio Frequency Front-End: be wide-band, be low-power, be low-cost !"	19
4	Sessions	20
4.1	Session 1: Innovations in IC Design in FDSOI CMOS	20
4.1.1	New design of analog and mixed-signal cells using back-gate cross-coupled structure, Gilles Jacquemod ¹ , Zhaopeng Wei ¹ , Y. Leduc ¹ , E. de Foucauld ² , J. Prouvee ² and B. Blampey ² (¹ Université Nice Sophia Antipolis, ² CEA-LETI, France)	21
4.1.2	A Distributed Body-Biasing Strategy for Asynchronous Circuits Laurent Fesquet ¹ , Yoan Decoudu ¹ , Alexis R. Iga ^{1,2} , Thiago Ferreira de Paiva Leite ¹ , Otto Roloff ¹ , Mamadou Diallo ¹ , Rodrigo Possamai Bastos ¹ , Katell Morin-Allory ¹ and Sylvain Engels ^{1,2} (¹ TIMA, ² STMicroelectronics, France)	27
4.2	Session 2: Circuits and Systems for Signal Processing and Communications	33
4.2.1	An Associativity-Agnostic in-Cache Computing Architecture Optimized for Multiplication Marco Rios, William Simon, Alexandre Levisse, Marina Zapater and David Atienza (EPFL, Switzerland)	34
4.2.2	Hardware Considerations for Selection Networks Kenneth Peter, Lars Svensson, Christopher Fougstedt and Per Larsson-Edefors (Chalmers University of Technology, Sweden)	40
4.2.3	A Mixed-Signal Offset-Compensation System for Multi-Gbit/s Optical Receiver Frontends Laszlo Szilagyi, Jan Pliva, Ronny Henker and Frank Ellinger (Technische Universität Dresden, Germany)	46
4.2.4	Lossless Look-Up Table Compression for Hardware Implementation of Transcendental Functions Y. Serhan Gener, Sezer Goren and H. Fatih Ugurdag (Yeditepe University, Turkey)	52
4.3	Session 3: Computer-Aided Design	58
4.3.1	Automated Synthesis of Multi-Port Memories and Control Hunter Nichols, Michael Grimes, Jennifer Sowash, Jesse Cirimelli-Low and Matthew Guthaus (University of California Santa Cruz, USA)	59
4.3.2	Approximate Arithmetic Circuit Design Using a Fast and Scalable Method Qi Lu, Amir Masoud Gharehbaghi and Masahiro Fujita (The University of Tokyo, Japan)	65
4.3.3	An ILP-based Optimization Method for Radiation Hardened Register and ECC Mixed Architectures Keisuke Inoue (International College of Technology, Japan)	71
4.4	Session 4: Variability, Reliability and Test (Part 1)	75
4.4.1	Software-Based Self-Test for Transition Faults: a Case Study Matteo Sonza Reorda ¹ , Michelangelo Grosso ¹ , Salvatore Rinaudo ² and Andrea Casalino ² (¹ STMicroelectronics, ² Politecnico di Torino, Italy)	76
4.4.2	Implementation-Independent Functional Test Generation for RISC Microprocessors Adeboye Stephen Oyeniran, Raimund Ubar, Maksim Jenihhin and Jaan Raik (Tallinn University of Technology, Estonia)	82
4.4.3	Minimum Energy FinFET Schmitt Trigger Design Considering Process Variability Leonardo Moraes ¹ , Cristina Meinhardt ³ , Alexandra Lackmann Zimpeck ^{1,2} and Ricardo Reis ¹ (¹ UFRGS, Brazil, ² Université de Toulouse, France, ³ UFSC, Brazil)	88
4.5	Session 5: Silicon-Proven Multiprocessor SoC Design Strategies	94

4.5.1	A 0.80 pJ/flop, 1.24 Tflop/sW 8-to-64 bit Transprecision Floating-Point Unit for a 64 bit RISC-V Processor in 22 nm FD-SOI Stefan Mach ¹ , Fabian Schuiki ¹ , Florian Zaruba ¹ and Luca Benini ^{1,2} (¹ Swiss Federal Institute of Technology, Switzerland, ² University of Bologna, Italy)	95
4.5.2	KAVUAKA: A Low Power Application Specific Hearing Aid Processor Lukas Gerlach, Guillermo Paya-Vaya and Holger Blume (Leibniz Universität Hannover, Germany)	99
4.5.3	5G-and-Beyond Scalable Machines, Gerhard P. Fettweis ^{1,2} , Emil Matus ¹ , Robert Wittig ¹ , Mattis Hasler ¹ , Stefan Damjancevic ¹ , Seungseok Nam ¹ , Sebastian Haas ² (¹ Technische Universität Dresden, ² Barkhausen Institut, Dresden Germany)	105
4.6	Session 6: Prototyping	110
4.6.1	Engineering of an Effective Automatic Dynamic Assertion Mining Platform Tara Ghasempouri ¹ , Jan Malburg ² , Alessandro Danese ³ , Graziano Pravadelli ³ , Goerschwin Fey ⁴ and Jaan Raik ¹ (¹ Tallinn University of Technology, Estonia, ² German Aerospace Center Institute of Space Systems, Germany ³ University of Verona, Italy, ⁴ Hamburg University of Technology, Germany)	111
4.6.2	SEARS: A Statistical Error and Redundancy Analysis Simulator Atishay, Ankit Gupta, Rashmi Sonawat, Helik Kanti Thacker and Prasanth B (Samsung, India)	117
4.6.3	Non-intrusive Fault Injection Techniques for Efficient Soft Error Vulnerability Analysis Vitor Bandeira ¹ , Felipe Rosa ¹ , Ricardo Reis ¹ and Luciano Ost ² (¹ UFRGS, Brazil, ² University of Loughborough, United Kingdom)	123
4.6.4	Domain-Specific Architecture for IMU Array Data Fusion Owais Waheed and Ibrahim Elfadel (Khalifa University, UAE)	129
4.7	Session 7: Embedded Systems Design	135
4.7.1	SURF: Self-aware Unified Runtime Framework for Parallel Programs on Heterogeneous Mobile Architectures Chenying Hsieh, Ardalan Amiri Sani and Nikil Dutt (University of California, USA)	136
4.7.2	Arbitrary-Precision Convolutional Neural Networks on Low-Power IoT Processors Valentino Peluso, Matteo Grimaldi and Andrea Calimera (Politecnico di Torino, Italy)	142
4.8	Session 8: Low-power and Analog IC Design	148
4.8.1	The Impact of Turbo Frequency on the Energy, Performance, and Aging of Parallel Applications. Arthur Lorenzon ³ , Sandro Matheus Marques ³ , Thiarles Soares Medeiros ³ , Fábio Rossi ¹ , Marcelo Caggiani Luizelli ³ , Antonio Carlos Schneider Beck Filho ² and Alessandro Girardi ³ (¹ Federal Institute of Education, Science and Technology Farroupilha, ² UFRGS, ³ Federal University of Pampa, Brazil)	149
4.8.2	Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS Florian Protze, Martin KreiÅšig and Frank Ellinger (Technische Universität Dresden, Germany)	155
4.9	Session 9: Emerging Technologies	159
4.9.1	A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories Joao Vieira ¹ , Edouard Giacomini ¹ , Yasir Mahmood Qureshi ² , Marina Zapater ² , Xifan Tang ¹ , Shahar Kvatinsky ³ , David Aienza ² and Pierre-Emmanuel Gaillardon ¹ (¹ University of Utah, USA, ² EPFL, Switzerland, ³ Israel Institute of Technology, Israel)	160
4.9.2	Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture Roman Gauchi ¹ , Maha Kooli ¹ , Pascal Vivet ¹ , Jean-Philippe Noel ¹ , Edith BeignÃ¢ ¹ , Subhasish Mitra ² and Henri-Pierre Charles ¹ (¹ CEA Leti, France, ² Stanford University, USA)	166
4.9.3	A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors Ganesh Gore, Patsy Cadareanu, Edouard Giacomini and Pierre-Emmanuel Gaillardon (University of Utah, USA)	172
4.10	Session 10: Variability, Reliability and Test (Part 2)	178
4.10.1	Evaluation of SET under Process Variability on FinFET Multi-level Design Leonardo H. Brendler ¹ , Alexandra L. Zimpeck ^{1,2} , Cristina Meinhardt ³ and Ricardo Reis ¹ (¹ UFRGS, Brazil, ² UniversitÃ¢ de Toulouse, France, ³ UFSC, Brazil)	179
4.10.2	A Simplified Layout-Level method for Single Event Transient Faults Susceptibility on Logic Gates Rafael Schwittz ¹ , Denis Franco ¹ , Paulo F. Butzen ² and Leomar Rosa Jr ¹ (¹ UFPEL, ² FURG, Brazil)	185

4.10.3 An NBTI-Aware Digital Low-Dropout Regulator with Adaptive Gain Scaling Control Soner Seckiner, Longfei Wang and Selcuk Kose (University of Rochester, USA)	191
4.11 Session 11: Hardware Security	197
4.11.1 A Hardware-based Framework for Secure Firmware Updates on Embedded Sys- tems Solon Falas ¹ , Charalambos Konstantinou ² and Maria K. Michael ¹ (University of Cyprus, Cyprus, Florida State University, USA)	198
4.11.2 Attacking Real-time MPSoCs:Preemptive NoCs are Vulnerable. Bruno Endres Forlin ¹ , Cezar Rodolfo Wedig Reinbrecht ¹ and Johanna Sepulveda ² (¹ UFRGS, Brazil, ² Technical University of Munich, Germany)	204
4.12 Session 12: Machine learning for SoC Design	210
4.12.1 A Machine Learning-Based Framework for Throughput Estimation of Time-Varying Applications in Multi-Core Servers. Arman Iranfar ¹ , Wellington Silva De Souza ² , Ma- rina Zapater ¹ , Katzalin Olcoz ³ , Samuel Xavier-de-Souza ² and David Atienza ¹ (¹ EPFL, Switzerland, ² Universidade Federal do Rio Grande do Norte, Brazil, ³ Universidad Complutense de Madrid, Spain)	211
4.12.2 CongestionNet : Routing Congestion Prediction Using Deep Graph Neural Networks Robert Kirby, Saad Godil, Rajarshi Roy and Bryan Catanzaro (Nvidia, USA)	217
5 Special Session PHD Forum	223
5.1 Denis F. L. Nunes and Marcio Kreutz, "Using SDN Strategies to Improve Resource Manage- ment On a NoC," UFRN, Brazil	224
5.2 Malek Souilem ^{1,3} , Jai Narayan Tripathi ² , Wael Dghais ^{1,3,4} and Hamdi Belgacem ^{1,3} , "I/O Buffer Modelling for Power Supplies Noise Induced Jitter under Simultaneous Switching Outputs (SSO)," ¹ Université de Sousse, Tunisia ² STMicroelectronics, India, ³ Université de Monastir, Tunisia, ⁴ ENSIT, Tunisia	226
5.3 Diego Silva, Orlando Verducci and Duarte de Oliveira, "Implementation of DES Algorithm in New Non-Synchronous Architecture Aiming DPA Robustness," ITA, Brazil	228
5.4 Wellington Souza ¹ , Arman Iranfar ² , Anderson Bráulio Nóbrega da Silva ³ , Marina Zapater Sancho ² , Samuel Xavier de Souza ¹ , Katzalin Olcoz Herreroand ⁴ David Atienza Alonso ² , "A QoS and container-based approach for energy saving and performance profiling in multi-core servers," ¹ UFRGN, Brazil, ² Swiss Federal Institute of Technology Lausanne, Switzerland, ³ Instituto Federal de EducaçãO, Ciencia e Tecnologia da Paraiba, Brazil, ⁴ Universidad Complutense de Madrid, Spain	230
5.5 Demetrios Coutinho ¹ , Kyriakos Georgiou ² , Kerstin Eder ² , Jose Nunez-Yanez ² and Samuel Xavier-De-Souza ³ , "Performance and Energy Efficiency Trade-Offs in Single-ISA Heteroge- neous Multi-Processing for Parallel Applications," ¹ IFRN, Brazil, ² University of Bristol, UK, ³ UFRN, Brazil	232
5.6 Rafael Schvitz, Paulo F. Butzen and Leomar Rosa Jr, Exploring Logic Gates Layout to Improve the Accuracy of Circuit Reliability Estimation	234
5.7 Calebe Conceicao and Ricardo Reis, "Netlist Optimization by Gate Merging," UFRGS, Brazil	236
5.8 Robert Wittig, Mattis Hasler, Emil Matus and Gerhard Fettweis, "Probabilistic Models for Off- Line Arbiters in Embedded Systems," Technical University Dresden, Germany	238
5.9 Alexandra Lackmann Zimpeck ^{1,2} , Cristina Meinhardt ³ , Laurent Artola ² , Guillaume Hubert ² , Fernanda Kastensmidt ¹ and Ricardo Reis ¹ , "Circuit-Level Techniques to Mitigate Process Variability and Soft Errors in FinFET Designs," ¹ UFRGS, Brazil, ² Université de Toulouse, France, ³ UFSC, Brazil	240
5.10 Yu-Cheng Chen, Vincent Mooney and Santiago Grijalva. "A Survey of Attack Models for Cyber-Physical Security Assessment in Electricity Grid," Georgia Institute of Technology, USA	242
5.11 Alexis Rodrigo Iga Jadue, Sylvain Engels and Laurent Fesquet, "A Digital Event-Based Strat- egy for ASK demodulation," TIMA, France	244
6 Special Session Student Forum	246
6.1 Leonardo Moraes ¹ , Cristina Meinhardt ³ , Alexandra Lackmann Zimpeck ^{1,2} and Ricardo Reis ¹ , "Robustness and Minimum Energy-Oriented FinFET Design," ¹ UFRGS, Brazil, ² Université de Toulouse, France, ³ UFSC, Brazil	247

6.2	Leonardo H. Brendler ¹ , Alexandra L. Zimpeck ^{1,2} , Cristina Meinhardt ³ and Ricardo Reis ¹ , "Impact of Process Variability and Single Event Transient on FinFET Technology," ¹ UFRGS, Brazil, ² Université de Toulouse, France, ³ UFSC, Brazil	249
6.3	Isadora Oliveira ¹ , Vitor Bandeira ¹ , Ricardo Reis ¹ and Luciano Ost, "Exploration of Techniques to Assess Soft Errors in Multicore Architectures," ¹ UFRGS, Brazil, ² Loughborough University,UK	251
6.4	Vitor Bandeira ¹ , Isadora Oliveira ¹ , Felipe da Rosa ¹ , Luciano Ost ² and Ricardo Reis ¹ , "Soft Error Reliability Analysis of Autonomous Vehicles Software Stack," ¹ UFRGS, Brazil, ² Loughborough University,UK	253
7	Poster Session	255
7.1	Atif Yasin ¹ , Tiankai Su ¹ , Sebastien Pillement ² and Maciej Ciesielski ¹ , "Functional Verification of Hardware Dividers using Algebraic Model," ¹ University of Massachusetts, USA, ² Univ.Nantes, CNRS,France	257
7.2	Renato Feitoza, Manuel Barragan and Salvador Mir, "Reduced-Code Techniques for On-Chip Static Linearity Test of SAR ADCs," Univ. Grenoble Alpes, CNRS, TIMA, France	263
7.3	Chenhao Gu, Leilei Huang, Xiaoyang Zeng and Yibo Fan, "A Micro-Code-Based Hardware Architecture of Integer Motion Estimation for HEVC," Fudan University, China	269
7.4	Stavros Limnaios, Nicolas Sklavos and Odysseas Koufopavlou, "Lightweight Efficient Simeck32/64 Crypto-Core Designs and Implementations, for IoT Security,"University of Patras, Greece	275
7.5	Adil Brik ¹ , Lioua Labrak ¹ , Laurent Carrel ¹ , Ian O'Connor ¹ and Ramy Iskander ² , "Fast extraction of predictive models for integrated circuits using n-performance Pareto fronts," ¹ University of Lyon, France, ² Intento Design, France	281
7.6	Rafael Billig Tonetto ¹ , Douglas Maciel Cardoso ¹ , Marcelo Brandalero ¹ , Luciano Agostini ² , Gabriel Nazar ¹ , JosÁl Rodrigo Azambuja ¹ and Antonio Carlos Schneider Beck ¹ , "A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors," ¹ UFRGS, Brazil, ² UFPEL, Brazil	287
7.7	Ashfakh Ali, Sai Kiran Lade, Arpan Jain and Zia Abbas, "A 47nW, 0.7-3.6V wide Supply Range, Resistor Based Temperature Sensor for IoT Applications,"IIIT-H, India	293
7.8	Denis Nunes ¹ , Silvio Fernandes ² and Marcio Kreutz ¹ , "Optimizing an Architecture with Software Pipelining Strategies," UFRN,Brazil, UFERSA, Brazil	299
7.9	Bin Wu and Matthew Guthaus, "Bottom-Up Approach for High Speed SRAM Word-line Buffer Insertion Optimization," University of California Santa Cruz, USA	305
7.10	Alberto Bosio ¹ , W Javier Perez H ² and Ernesto Sanchez ³ , "Exploiting Approximate Computing to Increase System Lifetime," ¹ INL, France, ² UPTC, GIRA Group, Colombia, ³ Politecnico di Torino, Italy	311
7.11	Shahzad Muzaffar and Ibrahim Elfadel, "Double Data Rate Dynamic Edge-Coded Signaling for Low-Power IoT Communication," Khalifa University, UAE	317
7.12	Andrea Bocco ¹ , Tiago T. Jost ¹ , Albert Cohen ² , Florent de Dinechin ³ , Yves Durandand ¹ , and Christian Fabre ¹ , "Byte-aware Floating-point Operations through a UNUM Computing Unit," ¹ CEA-LETI, France, ² Google AI, France, ³ INSA-Lyon, France	323
7.13	Kevin Cáceres Albinagorta ¹ , Calebe Conceicao ² , Carlos Silva Cardenas ¹ and Ricardo Reis ³ , "Exploring area and total wirelength using a cell merging technique," ¹ PUCP, Peru, ¹ IFSUL, Brazil, ¹ UFRGS, Brazil	329
7.14	Aleksa Damljanovic ¹ , Cemil Cem Gursoy ² , Maksim Jenihin ² and Giovanni Squillero ¹ , "On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks," ¹ Politecnico di Torino, Italy, ² Tallinn University of Technology, Estonia	335
7.15	Rafaella Elia, George Plastiras and Theocharis Theocharides, "Towards an Embedded and Real-Time Joint Human-Machine Monitoring Framework: Dataset Optimization Techniques for Anomaly Detection," University of Cyprus, Cyprus	341