

2019 IEEE Conference on Modeling of Systems Circuits and Devices (MOS-AK India 2019)

**Hyderabad, India
25 – 27 February 2019**



**IEEE Catalog Number: CFP19R07-POD
ISBN: 978-1-5386-8008-7**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19R07-POD
ISBN (Print-On-Demand):	978-1-5386-8008-7
ISBN (Online):	978-1-5386-8007-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

MODELING TECHNIQUES FOR FASTER VERIFICATION OF A TIME TO DIGITAL CONVERTER SYSTEM-ON-CHIP DESIGN	1
<i>Chithra ; Nagendra Krishnapura</i>	
OPTIMIZATION OF ELECTRICAL CHARACTERISTICS OF TUNNEL FET INCORPORATING GATE ENGINEERING	7
<i>Susmitha Kothapalli ; Ullas Pandey ; Brinda Bhowmick</i>	
CHARGE AND CAPACITANCE COMPACT MODEL FOR III-V QUADRUPLE-GATE FETS WITH SQUARE GEOMETRY	11
<i>Mohit D. Ganeriwala ; Enrique G. Marin ; Francisco G. Ruiz ; Nihar R. Mohapatra</i>	
THEORETICAL MODELING AND NUMERICAL SIMULATION OF ELLIPTICAL CAPACITIVE PRESSURE MICROSENSOR	17
<i>Rishabh Bhooshan Mishra ; Seshadri Reddy Nagireddy ; Sumana Bhattacharjee ; Aftab M. Hussain</i>	
ENERGY EFFICIENT BINARY ADDERS FOR ERROR RESILIENT APPLICATIONS	23
<i>S. Skandha Deepesita ; Mahammad S. Noor</i>	
PERFORMANCE EVALUATION OF GATE-ALL-AROUND SI NANOWIRE TRANSISTORS WITH SIGE STRAIN ENGINEERING	29
<i>S. Dey ; J. Jena ; T. P. Dash ; E. Mohapatra ; S. Das ; C. K. Maiti</i>	
MODELLING OF MULTILAYER PERFORATED ELECTRODES FOR DIELECTRIC ELASTOMER ACTUATOR APPLICATIONS	34
<i>Seshadri Reddy Nagireddy ; Rishabh Bhooshan Mishra ; Kumar Sai Charan Karnati ; Aftab M. Hussain</i>	
DEVELOPMENT OF LOW-COST SILICON BICMOS TECHNOLOGY FOR RF APPLICATIONS	39
<i>S. Balanethiram ; S. Pande ; A. K. Singh ; B. Umapathi ; H. S. Jatana ; N. Mohapatra ; A. Chakravorty</i>	
SIMULATION, CHARACTERIZATION AND PARAMETER EXTRACTION OF RADIATION HARDENED MOSFET	43
<i>Jay Hind Kumar Verma ; Sudip Ghosh ; Ashutosh Yadav ; Yogesh Singh Chauhan</i>	
IMPACT OF VIA-INDUCTANCE ON STABILITY BEHAVIOR OF LARGE GATE-PERIPHERY MULTI-FINGER RF TRANSISTORS	47
<i>Sheikh Amir Ahsan ; Ahtisham Pampori ; Sudip Ghosh ; Sourabh Khandelwal ; Yogesh Singh Chauhan</i>	
A 0.5 V, 1 NA SWITCHED CAPACITOR PTAT CURRENT REFERENCE CIRCUIT	51
<i>Rao G. Hanumantha ; S. Rekha</i>	
STRAIN ENGINEERING IN ALGAN/GAN HEMTS FOR PERFORMANCE ENHANCEMENT	55
<i>E. Mohapatra ; S. Das ; T. P. Dash ; S. Dey ; J. Jena ; C. K. Maiti</i>	
VERILOG-A SPICE MODEL OF PECVD SiO₂ OTP MEMORY DEVICE	59
<i>Ashwani Kumar ; Sunny Sadana ; Akash Sharma ; Pratiksha ; Avinash Singh ; Anuj Chawla ; Deep Sehgal ; H. S. Jatana ; Udayan Ganguly ; Shouri Chatterjee ; Manan Suri</i>	
A SIMPLE FLIP-AROUND SWITCH WITH REDUCED CHARGE INJECTION FOR HIGH PRECISION SINGLE-ENDED SWITCHED-CAPACITOR CIRCUITS	64
<i>Ravikumar Adusumalli ; Rahul Thottathil ; Krishna Kanth Gowri Avalur</i>	
GAA 3D SI-MOSFET BASED HYBRID BIOSENSOR WITH INTEGRATED AMPLIFIER	68
<i>Nawaz Shafi ; Jaydeep Singh Parmaar ; Chitrakant Sahu ; C. Periasamy</i>	
RECONFIGURABLE MATH ACCELERATOR FOR ULTRA-LOW POWER SENSING WORKLOADS ON IOT EDGE DEVICES	73
<i>Saksham Soni ; Dileep J. Kurian ; Ambili V ; A. K. Sreenath</i>	
EFFECT OF LEAKAGE CURRENTS IN ADIABATIC LOGIC CIRCUITS AT LOWER TECHNOLOGY NODES	79
<i>Tridib Sarma ; Chetan D. Parikh</i>	
COMPARATIVE ANALYSIS OF OXIDES TO IMPROVE PERFORMANCE OF DC-MOS-HEMTS	82
<i>Praveen Pal ; Yogesh Pratap ; Mridula Gupta ; Sneha Kabra</i>	
2 D ANALYSIS OF SELF ALIGNED LDMOS STRUCTURES IN TERMS OF BREAKDOWN VOLTAGES	86
<i>S. Roji Marjorie ; P. A. Govindacharyulu ; K. Lal Kishore</i>	
STUDY OF CNTFET BASED PATTERN RECOGNITION CIRCUITS IN COMPARISON WITH CMOS TECHNOLOGY	92
<i>S. Archana ; B. K. Madhavi ; I. V. Murlikrishna</i>	
ANALYSIS AND COMPACT MODELING OF DRAIN-EXTENDED FINFET	97
<i>Vikash Kumar ; Chetan Kumar Dabhi ; Shivendra Singh Parihar ; Yogesh Singh Chauhan</i>	

DEMONSTRATION OF A NOVEL FERROELECTRIC-DIELECTRIC NEGATIVE CAPACITANCE TUNNEL FET.....	102
<i>Navjeet Bagga ; Nitanshu Chauhan ; A. Bulusu ; S. Dasgupta</i>	
Author Index	