

2019 Formal Methods in Computer Aided Design (FMCAD 2019)

**San Jose, California, USA
22 – 25 October 2019**



**IEEE Catalog Number: CFP19FMC-POD
ISBN: 978-1-7281-4089-6**

**Copyright © 2019, FMCAD Inc.
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19FMC-POD
ISBN (Print-On-Demand):	978-1-7281-4089-6
ISBN (Online):	978-0-9835678-9-9
ISSN:	2641-8177

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Boosting Verification Scalability via Structural Grouping and Semantic Partitioning of Properties.....	1
<i>Rohit Dureja, Jason Baumgartner, Alexander Ivrii, Robert Kanzelman and Kristin Yvonne Rozier</i>	
Input Elimination Transformations for Scalable Verification and Trace Reconstruction....	10
<i>Raj Kumar Gajavelly, Jason Baumgartner, Alexander Ivrii, Robert Kanzelman and Shiladitya Ghosh</i>	
Chasing Minimal Inductive Validity Cores in Hardware Model Checking.....	19
<i>Ryan Berryhill and Andreas Veneris</i>	
Verifying Large Multipliers by Combining SAT and Computer Algebra.....	28
<i>Daniela Kaufmann, Armin Biere and Manuel Kauers</i>	
Unification-based Pointer Analysis without Oversharing.....	37
<i>Jakub Kuderski, Jorge A. Navas and Arie Gurfinkel</i>	
Concurrent Chaining Hash Maps for Software Model Checking.....	46
<i>Freak I. van der Berg and Jaco van de Pol</i>	
Proving Data Race Freedom in Task Parallel Programs with a Weaker Partial Order.....	55
<i>Benjamin Ogles, Peter Aldous and Eric Mercer</i>	
BDD-Based Algorithms for Packet Classification.....	64
<i>Nina Narodytska, Leonid Ryzhyk, Igor Ganichev and Soner Sevinc</i>	
TSNsched: Automated Schedule Generation for Time Sensitive Networking.....	69
<i>Aellison Cassimiro Teixeira Dos Santos, Ben Schneider and Vivek Nigam</i>	
Verification and Synthesis of Symmetric Uni-Rings for Leads-To Properties.....	78
<i>Ali Ebneenasir</i>	
Scalable Translation Validation of Unverified Legacy OS Code.....	87
<i>Amer Tahat, Sarang Joshi, Pronnoy Goswami and Binoy Ravindran</i>	
Kaizen: Building a Performant Blockchain System Verified for Consensus and Integrity...	96
<i>Faria Kalim, Karl Palmkog, Jayasi Mehar, Adithya Murali, Indranil Gupta and P. Madhusudan</i>	
KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design.....	105
<i>Luca Piccolboni, Giuseppe Di Guglielmo and Luca Carloni</i>	
Verification of Authenticated Firmware Loaders.....	110
<i>Sujit Kumar Muduli, Pramod Subramanyan and Sayak Ray</i>	
Learning-Based Synthesis of Safety Controllers.....	120
<i>Daniel Neider and Oliver Markgraf</i>	
Shield Synthesis for Real: Enforcing Safety in Cyber-Physical Systems.....	129
<i>Meng Wu, Jingbo Wang, Jyotirmoy Deshmukh and Chao Wang</i>	

Syntroids: Synthesizing a Game for FPGAs using Temporal Logic Specifications	138
<i>Gideon Geier, Philippe Heim, Felix Klein and Bernd Finkbeiner</i>	
Synthesizing Reactive Systems Using a Robustness Specification	147
<i>Roderick Bloem, Hana Chockler, Masoud Ebrahimi and Ofer Strichman</i>	
Property Directed Inference of Relational Invariants	152
<i>Dmitry Mordvinov and Grigory Fedyukovich</i>	
Knowledge Compilation for Boolean Functional Synthesis	161
<i>S. Akshay, Jatin Arora, Supratik Chakraborty, Krishna S, Divya Raghunathan and Shetal Shah</i>	
Verifying Relational Properties using Trace Logic	170
<i>Gilles Barthe, Renate Eilers, Pamina Georgiou, Bernhard Gleiss, Laura Kovacs and Matteo Maffei</i>	
Autarkies for DQCNF	179
<i>Oliver Kullmann and Ankit Shukla</i>	
Localizing Quantifiers for DQBF	184
<i>Aile Ge-Ernst, Christoph Scholl and Ralf Wimmer</i>	
Anytime Weighted MaxSAT with Improved Polarity Selection and Bit-Vector Optimization	193
<i>Alexander Nadel</i>	
GuidedSampler: Coverage-guided Sampling of SMT Solutions	203
<i>Rafael Dutra, Jonathan Bachrach and Koushik Sen</i>	
Extending enumerative function synthesis via SMT-driven classification	212
<i>Haniel Barbosa, Andrew Reynolds, Daniel Larraz and Cesare Tinelli</i>	
Proving Non-Termination via Loop Acceleration	221
<i>Florian Frohn and Jürgen Giesl</i>	