## ESSDERC 2019 – 49th European **Solid-State Device Research Conference (ESSDERC 2019)**

Cracow, Poland 23 – 26 September 2019



**IEEE Catalog Number: CFP19543-POD ISBN**:

978-1-7281-1540-5

## Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP19543-POD

 ISBN (Print-On-Demand):
 978-1-7281-1540-5

 ISBN (Online):
 978-1-7281-1539-9

ISSN: 1930-8876

## **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## **ESSDERC 2019 Table of Contents**

Expand the bookmarks and navigate to the desired **Date** and/or **Session Name**. Scroll to the desired paper and select a **Blue** title link to open the paper. After viewing, use the bookmarks to return to the Table of Contents or another section.

| A1L-A<br>Date:<br>Time:<br>Room: | Joint Plenary 1: Edoardo Charbon, EPFL Tuesday, September 24, 2019 09:00 - 09:40 Main Auditorium A & B               |
|----------------------------------|--|
|                                  | Cryo-CMOS: 60 Years of Technological Advances Towards Emerging Quantum Technologies                                  |
| A2L-A<br>Date:<br>Time:<br>Room: | Joint Plenary 2: Franck Arnaud, STMicroelectronics Tuesday, September 24, 2019 09:40 - 10:20 Main Auditorium A & B   |
|                                  | 28nm FDSOI Platform with Embedded PCM for IoT, ULP, Digital, Analog, Automotive and Others Applications              |
| B1L-A<br>Date:<br>Time:<br>Room: | Joint Plenary 3: Toshio Yanagida, Osaka University Wednesday, September 25, 2019 09:00 - 09:40 Main Auditorium A & B |
|                                  | Single Molecule Nano-Science: Noise and Function of Life   |
| C1L-A<br>Date:<br>Time:<br>Room: | Joint Plenary 4: Donhee Ham, Harvard University Thursday, September 26, 2019 09:00 - 09:40 Main Auditorium A & B     |
|                                  | CMOS Interface with Biological Molecules and Cells   |

| GaN Based HEMT Technology for Power and RF Applications  Michael Heuken  AIXTRON SE, Germany  B3L-B  ESSDERC Keynote 2: Subhasish Mitra, Stanford University  Wednesday, September 25, 2019  Time: 13:30 - 14:10  Room: Main Auditorium B  The N3XT 1,000X for the Coming Superstorm of Abundant Data: Carbon Nanotube FETs, Resistive RAM, Monolithic 3D.  Subhasish Mitra  Stanford University, United States  C3L-B  ESSDERC Keynote 3: Jong-Ho Lee, Seoul National University  Thursday, September 26, 2019 | 17  |
|---|-----|
| Date: Wednesday, September 25, 2019 Time: 13:30 - 14:10 Room: Main Auditorium B  The N3XT 1,000X for the Coming Superstorm of Abundant Data: Carbon Nanotube FETs, Resistive RAM, Monolithic 3D   |     |
| FETs, Resistive RAM, Monolithic 3D Subhasish Mitra Stanford University, United States  C3L-B ESSDERC Keynote 3: Jong-Ho Lee, Seoul National University  |     |
|   | N/A |
| Time: 13:30 - 14:10  Room: Main Auditorium B  |     |
| Review of Candidate Devices for Neuromorphic Applications  Jong-Ho Lee, Sung Yun Woo, Sung-Tae Lee, Suhwan Lim, Won-Mook Kang, Young-Tak Seo, Soochang Lee, Dongseok Kwon, Seongbin Oh, Yoohyun Noh, Hyeongsu Kim, Jangsaeng Kim, Jong-Ho Bae  Seoul National University, Korea   | 22  |

| A3L-E                                | Focus Session I: Challenges for Power Devices & Merging Microelectronics with Optics             |
|--------------------------------------|--|
| Date:<br>Time:<br>Room:<br>Chair(s): | Tuesday, September 24, 2019 11:00 - 12:20 Medium Aula A Rainer Pforr; Zeiss                      |
|                                      | Double-Sided Cooling Technology for eMobility  |
|                                      | Current SiC Power Device Development, Material Defect Measurements and Characterization at Bosch |
|                                      | Power Packages Interconnections for High Reliability Automotive Applications                     |
|                                      | Pixelated Light: Merging Microelectronics and Photonics  |

| A4L-E Date: Time: Room: Chair(s): | Focus Session II: MEMS, Sensors & Advanced Integration Technologies Tuesday, September 24, 2019 14:00 - 15:20 Medium Aula A Klaus Pressel; Infineon Technologies |  |
|-----------------------------------|--|--|
|                                   | Bosch MEMS Foundry Service   |  |
|                                   | Micro-Transfer-Printing – a Unique Technology for Heterogeneous Integration of (Opto-) Electronic Components   |  |
|                                   | Silicon Photomultipliers Technology at Fondazione Bruno Kessler and 3D Integration Perspectives  |  |
|                                   | Challenges and Capabilities of 3D Integration in CMOS Imaging Sensors  |  |

| A6L-E                                | Focus Session III: Advanced Semiconductor Process & Device Technologies in Europe  |    |
|--------------------------------------|--|----|
| Date:<br>Time:<br>Room:<br>Chair(s): | Tuesday, September 24, 2019 16:40 - 18:00 Medium Aula A Dominique Thomas; STMicroelectronics   |    |
|                                      | Excursion Prevention and Increasing Device Performance Using Mask Correction for Intrafield CD and Overlay Improvement.  Thomas Scherübl, Yael Sufrin, Avi Cohen, Ofir Sharoni, Rolf Seltmann Carl Zeiss SMT GmbH, Germany   | 57 |
|                                      | High-NA EUV Optics – the Key for Miniaturization of Integrated Circuits in the Next Decade  Heiko Feldmann, Paul Gräupner, Peter Kürz, Winfried Kaiser  Carl Zeiss SMT GmbH, Germany   | 61 |
|                                      | 22FD-SOI Variability Improvement Thanks to SmartCut Thickness Control at Atomic Scale  Walter Schwarzenbach, Sebastien Loubriat, Vincent Joseph, Laurent Viravaux, Olivier Moreau, Sebastien Lasserre, Bich-Yen Nguyen Soitec, France  | 64 |
|                                      | How to Achieve World-Leading Energy Efficiency Using 22FDX with Adaptive Body Biasing on an ARM Cortex-M4 IoT Soc.  Sebastian Höppner <sup>2</sup> }, Holger Eisenreich <sup>2</sup> , Dennis Walter <sup>2</sup> , Uwe Steeb <sup>2</sup> , Andre Scharfe <sup>2</sup> , Clifford Dmello <sup>2</sup> , Robert Sinkwitz <sup>2</sup> , Heiner Bauer <sup>2</sup> , Alexander Oefelein <sup>2</sup> , Florian Schraut <sup>2</sup> , Jörg Schreiter <sup>2</sup> , Robert Niebsch <sup>2</sup> , Stephan Scherzer <sup>2</sup> , Mario Orgis <sup>2</sup> , Ulrich Hensel <sup>1</sup> , Jörg Winkler <sup>1</sup> <sup>1</sup> Globalfoundries, Germany; <sup>2</sup> Racyics GmbH, Germany | 66 |
|                                      | <b>22FDX™ Technology and Add-on-Functionalities</b> Maciej Wiatr, Sabine Kolodinski <i>Globalfoundries, Germany</i>  | 70 |
|                                      | IPCEI Subcontracts Contributing to 22-FDX Add-on Functionalities at GF   | 74 |

| Date:<br>Time:<br>Room:<br>Chair(s): | Tuesday, September 24, 2019 11:00 - 12:20 Seminar room Mikael Östling; KTH Florian Udrea; Cambridge University, UK  |    |
|--------------------------------------|---|----|
|                                      | Impact of Channel Length on Characteristics of 600V 4H-SiC Inversion-Channel Planar MOSFETs  Aditi Agarwal, Kijeong Han, B. Jayant Baliga North Carolina State University, United States  | 78 |
|                                      | Characterization and Modeling of BTI in SiC MOSFETs  Davide Cornigli², Andrea Tallarico², Susanna Reggiani², Claudio Fiegna², Enrico Sangiorgi², Luis Sanchez¹, Carlos Valdivieso¹, Giuseppe Consentino¹, Felice Crupi¹  1 Università della Calabria, Italy; 2 Università di Bologna, Italy   | 82 |
|                                      | TCAD Predictions of Hot-Electron Injection in p-Type LDMOS Transistors  | 86 |
|                                      | Electrical and Noise Characteristics of Fin-Shaped GaN/AlGaN Devices for High Frequency Operation  Pavlo Sai <sup>2</sup> , Dmytro But <sup>2</sup> , Maksym Dub <sup>2</sup> , Maciej Sakowicz <sup>1</sup> , Bartlomiej Grzywacz <sup>1</sup> , Pawel Prystawko <sup>1</sup> , Grzegorz Cywiński <sup>3</sup> , Wojciech Knap <sup>4</sup> , Sergey Rumyantsev <sup>1</sup> <sup>1</sup> Institute of High Pressure Physics PAS, Poland; <sup>2</sup> Institute of High Pressure Physics PAS / ISP NASU, Poland; <sup>3</sup> Institute of High Pressure Physics PAS / Warsaw University of Technology, Poland; <sup>4</sup> Institute of High Pressure Physics PAS / Warsaw University of Technology / University of Montpellier, Poland | 90 |

| Date:<br>Time:<br>Room:<br>Chair(s): | Tuesday, September 24, 2019 14:00 - 15:20 Seminar room Thierry Poiroux; <i>CEA-LETI</i> Benjamin Iñiguez; <i>University Rovira i Virgili</i>        |
|--------------------------------------|---|
|                                      | <b>Cryogenic MOSFET Threshold Voltage Model</b> Arnout Beckers, Farzan Jazaeri, Christian Enz École Polytechnique Fédérale de Lausanne, Switzerland |
|                                      | Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures   |
|                                      | Test Chip for Identifying Spice-Parameters of Cryogenic BiFET Circuits  |

| A6L-G Date: Time: Room: Chair(s): | FET Devices for Sensing Applications Tuesday, September 24, 2019 16:40 - 18:00 Seminar room Volker Cimalla; Fraunhofer IAF Clara Moldovan; EPFL                 |
|-----------------------------------|---|
|                                   | Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-On-Insulator (InAsOI) FinFETs for pH Sensing   |
|                                   | The Module of Gain-Controllable Amplifier Readout Circuits Based on Si Nanowire ISFET for Biochips for Optimization of Dynamic Range, Linearity, and Resolution |
|                                   | <b>49dB Depletion-Load Amplifiers with Polysilicon Source-Gated Transistors</b>   |

| Date:<br>Time:<br>Room:<br>Chair(s): | Wednesday, September 25, 2019 10:20 - 12:00 Medium Aula A Andrea Lacaita; Politecnico di Milano, Italy Kensuke Ota; Toshiba Memory, Japan  |
|--------------------------------------|--|
|                                      | Ultra-Dense co-Integration of FeFETs and CMOS Logic Enabling Very-Fine Grained Logic-in-Memory   |
|                                      | Impact of Program Accuracy and Random Telegraph Noise on the Performance of a NOR Flash-Based Neuromorphic Classifier  |
|                                      | Joule Heating in SiOx RRAM Device Studied by an Integrated Micro-Thermal Stage 126 Nicola Polino, Mario Laudato, Elia Ambrosi, Alessandro Bricalli, Daniele Ielmini Politecnico di Milano, Italy |
|                                      | SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture Using RRAM Compact Model   |

| B2L-F Date: Time: Room: Chair(s): | Non-Conventional Devices Wednesday, September 25, 2019 10:20 - 12:00 Medium Aula B Gianluca Fiori; University of Pisa Tibor Grasser; TU Wien |
|-----------------------------------|--|
|                                   | Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs                 |
|                                   | Large Scale MoS2/Si Photodiodes with Graphene Transparent Electrodes   |
|                                   | Si-Based Spin Metal-Oxide-Semiconductor Field-Effect Transistors with an Inversion Channel   |
|                                   | Switching Speedup of the Magnetic Free Layer of Advanced SOT-MRAM  |

| B2L-G Date: Time: Room: Chair(s): | Modeling of Compound Semiconductor Devices  Wednesday, September 25, 2019 10:20 - 12:00 Seminar room Benjamin Iñiguez; <i>University Rovira i Virgili</i> Wladek Grabinski; <i>MOS-AK, Switzerland</i>   |     |
|-----------------------------------|--|-----|
|                                   | First Uni-Traveling Carrier Photodiode Compact Model Enabling Future Terahertz Communication System Design  Chhandak Mukherjee <sup>1</sup> , Patrick Mounaix <sup>1</sup> , Cristell Maneux <sup>1</sup> , Michele Natrella <sup>2</sup> , James Seddon <sup>2</sup> , Chris Graham <sup>2</sup> , Cyril C. Renaud <sup>2</sup> <sup>1</sup> Université de Bordeaux, France; <sup>2</sup> University College London, United Kingdom | 150 |
|                                   | Impact of SiGe HBT Hot-Carrier Degradation on the Broadband Amplifier Output Supply Current  Marine Couret <sup>2</sup> , Gerhard Fischer <sup>1</sup> , Iria Garcia-Lopez <sup>1</sup> , Magali De Matos <sup>2</sup> , François Marc <sup>2</sup> , Cristell Maneux <sup>2</sup> 1 Leibniz-Institut für innovative Mikroelektronik, Germany; 2 Université de Bordeaux, France  | 154 |
|                                   | Monolithically Integrated GaN Power ICs Designed Using the MIT Virtual Source GaNFET (MVSG) Compact Model for Enhancement-Mode p-GaN Gate Power HEMTs, Logic Transistors and Resistors  Shuzhen You², Xiangdong Li², Stefaan Decoutere², Guido Groeseneken², Zhanfei Chen¹, Jun Liu¹, Yuki Yamashita³, Kazutoshi Kobayashi³  ¹Hangzhou Dianzi University, China; ²IMEC, Belgium; ³Kyoto Institute of Technology, Japan               | 158 |

| B4L-E<br>Date:<br>Time:<br>Room:<br>Chair(s): | Analog/RF Wednesday, September 25, 2019 14:20 - 15:40 Medium Aula A Gunnar Malm; KTH Nadine Collaert; IMEC                |
|---|---|
|   | Self-Heating in 28 FDSOI UTBB MOSFETs at Cryogenic Temperatures   |
|   | <b>22FDX® fMAX Optimization Through Parasitics Reduction and GM Boost</b>   |
|   | Demonstration and Modelling of Excellent RF Switch Performance of 22nm FD-SOI Technology for Millimeter-Wave Applications |

| B4L-F<br>Date:<br>Time:<br>Room:<br>Chair(s): | Hardware for Neuromorphic Computing Wednesday, September 25, 2019 14:20 - 15:40 Medium Aula B Siegfried Karg; IBM Max Lemme; RWTH Aachen University |    |
|---|---|----|
|   | Low-Energy Inference Machine with Multilevel HfO2 RRAM Arrays   | 74 |
|   | Parallel Product-Sum Operation Neuromorphic Systems with 4-Bit Ferroelectric FET Synapses   | 78 |

| B4L-G<br>Date:<br>Time:<br>Room:<br>Chair(s): | Advances in MOSFET Modeling Wednesday, September 25, 2019 14:20 - 15:40 Seminar room Daniel Tomaszewski; ITE Warsaw Thierry Poiroux; CEA-LETI   |     |
|---|---|-----|
|   | The Synergy SPICE – Compact Models  Andrei Vladimirescu  University of California, Berkeley, United States  | 182 |
|   | Comparison of Modeling Approaches for Transistor Degradation: Model Card Adaptations Vs Subcircuits   | 186 |
|   | Wladek Grabinski <sup>10</sup> , Marcelo Pavanello <sup>1</sup> , Michelly de Souza <sup>1</sup> , Daniel Tomaszewski <sup>8</sup> , Jola Malesinska <sup>8</sup> , Grzegorz Głuszko <sup>8</sup> , Matthias Bucher <sup>11</sup> , Nikolaos Makris <sup>11</sup> , Aristeidis Nikolaou <sup>11</sup> , Ahmed Abo-Elhadid <sup>9</sup> , Marek Mierzwinski <sup>5</sup> , Laurent Lemaitre <sup>6</sup> , Mike Brinson <sup>7</sup> , Christophe Lallement <sup>13</sup> , Jean-Michel Sallese <sup>3</sup> , Sadayuki Yoshitomi <sup>12</sup> , Paul Malisse <sup>4</sup> , Henri Oguey <sup>2</sup> , Stefan Cserveny <sup>2</sup> , Christian Enz <sup>3</sup> , François Krummenacher <sup>3</sup> , Eric Vittoz <sup>3</sup> <sup>1</sup> Centro Universitário FEI, Brazil; <sup>2</sup> CSEM SA, Switzerland; <sup>3</sup> École Polytechnique Fédérale de Lausanne, Switzerland; <sup>4</sup> Europractice/IMEC, Belgium; <sup>5</sup> Keysight Technologies, United States; <sup>6</sup> Lemaitre EDA Consulting, France; <sup>7</sup> London Metropolitan University, United Kingdom; <sup>8</sup> ŁUKASIEWICZ Institute of Electron Technology, Poland; <sup>9</sup> Mentor Graphics, United States; <sup>10</sup> MOS-AK Association, Switzerland; <sup>11</sup> Technical University of Crete, Greece; <sup>12</sup> Toshiba Corporation, Japan; <sup>13</sup> Université de Strasbourg, France | 190 |

| C2L-E Date: Time: Room: Chair(s): | Modeling of Trap Effects and Noise Thursday, September 26, 2019 10:20 - 12:00 Medium Aula A Sadayuki Yoshitomi; <i>Toshiba</i> Daniel Tomaszewski; <i>ITE Warsaw</i>  |     |
|-----------------------------------|---|-----|
|                                   | Compact Analytical Model for Trap-Related Low Frequency Noise in Junctionless Transistors  Renan Trevisoli <sup>3</sup> , Rodrigo Doria <sup>2</sup> , Sylvain Barraud <sup>1</sup> , Marcelo Pavanello <sup>2</sup> <sup>1</sup> CEA LETI, France; <sup>2</sup> Centro Universitário FEI, Brazil; <sup>3</sup> Universidade Federal do ABC, Brazil | 194 |
|                                   | Compact Modeling of Low Frequency Noise and Thermal Noise in Junction Field Effect Transistors.  Nikolaos Makris, Loukas Chevas, Matthias Bucher Technical University of Crete, Greece  | 198 |
|                                   | Evaluation of Static/Transient Performance of TFET Inverter Regarding Device  Parameters Using a Compact Model  | 202 |

| C2L-F Date: Time: Room: Chair(s): | Photonic and Microwave Devices Thursday, September 26, 2019 10:20 - 12:00 Medium Aula B Dana Cristea; <i>IMT Bucharest</i> Susanna Reggiani; <i>University of Bologna</i>   |             |
|-----------------------------------|---|-------------|
|                                   | Design and Characterization of Monolithic Microring Resonator Based Photodetector in 45nm SOI CMOS Nandish Mehta, Sidney Buchbinder, Vladimir Stojanović University of California, Berkeley, United States  | 206         |
|                                   | Body-Biasing Considerations with SPAD FDSOI: Advantages and Drawbacks   | 210         |
|                                   | Highly Sensitive p-GaAsSb/n-InAs Nanowire Backward Diodes for Low-Power Microwaves  Tsuyoshi Takahashi <sup>1</sup> , Kenichi Kawaguchi <sup>1</sup> , Masaru Sato <sup>1</sup> , Michihiko Suhara <sup>2</sup> , Naoya Okamoto <sup>1</sup> <sup>1</sup> Fujitsu Limited and Fujitsu Laboratories Ltd., Japan; <sup>2</sup> Tokyo Metropolitan University, Japan | <b>21</b> 4 |
|                                   | DC-110 GHz Characterization of 22FDX® FDSOI Transistors for 5G Transmitter Front-End.  Quang Huy Le <sup>1</sup> , Dang Khoa Huynh <sup>1</sup> , Defu Wang <sup>1</sup> , Thomas Kämpfe <sup>1</sup> , Steffen Lehmann <sup>2</sup> <sup>1</sup> Fraunhofer Institute for Photonic Microsystems, Germany; <sup>2</sup> Globalfoundries, Germany                  | 218         |

| C2L-G<br>Date:<br>Time:<br>Room:<br>Chair(s): | Multi-physics Modeling Thursday, September 26, 2019 10:20 - 12:00 Seminar room Zlatan Stanojevic; Global TCAD Solutions, Austria Viktor Sverdlov; TU Wien, Austria |    |
|---|--|----|
|   | Current Transport in Polysilicon-Channel GAA MOSFETs: a Modeling Perspective   | 22 |
|   | Investigations on Current Filamentation in PiN Diodes Using TLP Measurements and TCAD Simulations  | 26 |
|   | A Fast Method for Modeling and Optimizing Parasitic Light Sensitivity in Global Shutter CMOS Image Sensors   | 30 |

| C4L-E Date: Time: Room: Chair(s): |   |     |
|-----------------------------------|---|-----|
|                                   | Generation of Oxide Traps in Back-Side-Illuminated CMOS Image Sensors and Impact on Reliability | 234 |
|                                   | Temperature and Gate Leakage Influence on the Z²-FET Memory Operation                           | 238 |
|                                   | Back-end-of-Line CMOS-Compatible Diode Fabrication with Pure Boron Deposition Down to 50 °C     | 242 |

| C4L-F<br>Date:<br>Time:<br>Room:<br>Chair(s): | Optical and Thermal Sensors Thursday, September 26, 2019 14:20 - 15:40 Medium Aula B Joachim Burghartz; IMS CHIPS Mirjana Banjevic; Sensirion AG |
|---|--|
|   | A Novel 4H-SiC UV Photo-Transistor Based on a Shallow Mesa Structure   |
|   | Low-Noise and High-Efficiency Near-IR SPADs in 110nm CIS Technology  |
|   | Photonic Thermal Sensor Integration Towards Electronic-Photonic-IC Technologies  |
|   | Suspended Antenna-Coupled Nanothermocouple Array for Long-Wave Infrared Detection  |

| Date: | Advanced Device Modeling Thursday, September 26, 2019 14:20 - 15:40 Seminar room Demins Rideau; STMicroelectronics, France Aryan Afzalian; TSMC, Taiwan  |     |
|-------|--|-----|
|       | Stochastic Modeling of Hot-Carrier Degradation in nFinFETs Considering the Impact of Random Traps and Random Dopants   | 262 |
|       | On the Electron Mobility of Strained InGaAs Channel MOSFETs  | 266 |
|       | Circuit-Based Hydrodynamic Modeling of AlGaN/GaN HEMTs<br>Florian Ludwig <sup>2</sup> , Maris Bauer <sup>1</sup> , Alvydas Lisauskas <sup>3</sup> , Hartmut Roskos <sup>2</sup><br><sup>1</sup> Fraunhofer Institute for Mechanics of Materials, Germany; <sup>2</sup> Johann Wolfgang Goethe-<br>Universität, Germany; <sup>3</sup> Vilnius University, Lithuania | 270 |