2019 29th International Conference on Field Programmable Logic and Applications (FPL 2019)

Barcelona, Spain
9 – 13 September 2019

IEEE

IEEE Catalog Number: CFP19623-POD
ISBN: 978-1-7281-4885-4

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19623-POD
ISBN (Print-On-Demand):	978-1-7281-4885-4
ISBN (Online):	978-1-7281-4884-7
ISSN:	1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2019 29th International Conference on Field Programmable Logic and Applications (FPL)

FPL 2019

Table of Contents

Preface xiv
Message from the FPL Steering Committee xv
Organizing Committee xvi
Program Committee, Steering Committee, and Reviewers xvii
Sponsors xxii
Keynote Abstracts xxiii

Session M1 - FPGA Architectures & Technology

Becoming More Tolerant: Designing FPGAs for Variable Supply Voltage 1
Ibrahim Ahmed (University of Toronto), Linda L. Shen (University of Toronto), and Vaughn Betz (University of Toronto)

Bent Routing Pattern for FPGA 9
Xibo Sun (Fudan University), Hao Zhou (Fudan University), and Lingli Wang (Fudan University)

Blocks: Redesigning Coarse Grained Reconfigurable Architectures for Energy Efficiency 17
Mark Wijtvliet (Eindhoven University of Technology), Jos Huisken (Eindhoven University of Technology), Luc Waeijen (Eindhoven University of Technology), and Henk Corporaal (Eindhoven University of Technology)

Timing-Aware Routing in the RapidWright Framework 24
Leo Liu (University of Waterloo) and Nachiket Kapre (University of Waterloo)

Finding a Needle in the Haystack of Hardened Interconnect Patterns 31
Stefan Nikolic (EPFL), Grace Zgheib (Intel Corporation), and Paolo Ienne (EPFL)

Analysis of Performance Variation in 16nm FinFET FPGA Devices 38
Konstantinos Maragos (National Technical University of Greece), Endri Taka (National Technical University of Greece), George Lentaris (National Technical University of Greece), Ioannis Stratakos (National Technical University of Greece), and Dimitrios Soudris (National Technical University of Greece)

Measuring Long Wire Leakage with Ring Oscillators in Cloud FPGAs .45
Ilias Giechaskiel (University of Oxford), Kasper Bonne Rasmussen (University of Oxford), and Jakub Szefer (Yale University)

Session A1 - Application Acceleration

Runtime-Programmable Pipelines for Model Checkers on FPGAs .51
Mrunal Patel (Stony Brook University), Shenghsun Cho (Stony Brook University), Michael Ferdman (Stony Brook University), and Peter Milder (Stony Brook University)

FPGA-Based Simulated Bifurcation Machine .59
Kosuke Tatsumura (Corporate Research and Development Center, Toshiba Corporation), Alexander Dixon (Corporate Research and Development Center, Toshiba Corporation), and Hayato Goto (Corporate Research and Development Center, Toshiba Corporation)

On-The-Fly Parallel Data Shuffling for Graph Processing on OpenCL-Based FPGAs .67
Xinyu Chen (National University of Singapore), Ronak Bajaj (National University of Singapore), Yao Chen (Advanced Digital Sciences Center), Jiong He (Alibaba Group), Bingsheng He (National University of Singapore), Weng-Fai Wong (National University of Singapore), and Deming Chen (University of Illinois at Urbana-Champaign)

Dataflow Acceleration of Smith-Waterman with Traceback for High Throughput Next Generation Sequencing .74
Konstantina Koliogeorgi (National Technical University of Athens), Nils Voss (Maxeler Technologies UK), Sotiria Fytraki (Maxeler Technologies UK), Sotirios Xydis (National Technical University of Athens), Georgi Gaydadjiev (Maxeler Technologies UK), and Dimitrios Soudris (National Technical University of Athens)

Accelerating Position-Aware Top-k ListNet for Ranking Under Custom Precision Regimes .81
Qiang Li (Imperial College London), Erwei Wang (Imperial College London), Shane T. Fleming (Imperial College London), David B. Thomas (Imperial College London), and Peter Y. K. Cheung (Imperial College London)

Accelerating Physics Engine Components with Embedded FPGAs .88
Petros Toupas (Technical University of Crete), Andreas Brokalakis (Technical University of Crete), and Ioannis Papaefstathiou (Aristotle University of Thessaloniki)

An FPGA-Based Architecture to Simulate Cellular Automata with Large Neighborhoods in Real Time .95
Nikolaos Kyparissas (School of ECE, Technical University of Crete) and Apostolos Dollas (School of ECE, Technical University of Crete)

Accelerating the Merge Phase of Sort-Merge Join .100
Philippos Papaphilippou (Imperial College London), Holger Pirk (Imperial College London), and Wayne Luk (Imperial College london)

Session A2 - Vision & Arithmetic

Evaluating the Hardware Cost of the Posit Number System .106
Yohann Uguen (Univ Lyon, INSA Lyon, Inria, CITI), Luc Forget (Univ Lyon, INSA Lyon, Inria, CITI), and Florent de Dinechin (Univ Lyon, INSA Lyon, Inria, CITI)

Extracting INT8 Multipliers from INT18 Multipliers .114
Martin Langhammer (Intel), Bogdan Pasca (Intel), Gregg Baeckler (Intel), and Sergey Gribok (Intel)

Efficient Pattern Recognition Algorithm Including a Fast Retina Keypoint FPGA Implementation .121
Lester Kalms (Technische Universität Dresden), Maximilian Hajduk (Technische Universität Dresden), and Diana Göhringer (Technische Universität Dresden)

Quantifying the Benefits of Dynamic Partial Reconfiguration for Embedded Vision Applications .129
Marie Nguyen (Carnegie Mellon University), Robert Tamburo (Carnegie Mellon University), Srinivasa Narasimhan (Carnegie Mellon University), and James C. Hoe (Carnegie Mellon University)

Session M2 - Accelerated Machine Learning

A High-Performance CNN Processor Based on FPGA for MobileNets .136
Di Wu (Xilinx Inc), Yu Zhang (Xilinx Inc), Xijie Jia (Xilinx Inc), Lu Tian (Xilinx Inc, Tsinghua University), Tianping Li (Xilinx Inc), Lingzhi Sui (Xilinx Inc), Dongliang Xie (Xilinx Inc), and Yi Shan (Xilinx Inc)

A Flexible Design Automation Tool for Accelerating Quantized Spectral CNNs .144
Rachit Rajat (University of Southern California), Hanqing Zeng (University of Southern California), and Viktor Prasanna (University of Southern California)

A Data-Center FPGA Acceleration Platform for Convolutional Neural Networks .151
Xiaoyu Yu (Tencent), Yuwei Wang (Tencent), Jie Miao (Tencent), Ephrem Wu (Xilinx), Heng Zhang (Tencent), Yu Meng (Tencent), Bo Zhang (Tencent), Biao Min (Tencent), Dewei Chen (Tencent), and Jianlin Gao (Tencent)

Accelerating Bayesian Inference on Structured Graphs Using Parallel Gibbs Sampling .159
Glenn G. Ko (Harvard University), Yuji Chai (Harvard University), Rob A. Rutenbar (University of Pittsburgh), David Brooks (Harvard University), and Gu-Yeon Wei (Harvard University)

Automatic Compiler Based FPGA Accelerator for CNN Training .166
Shreyas Kolala Venkataramanaiah (Arizona State University), Yufei Ma (Arizona State University), Shihui Yin (Arizona State University), Eriko Nurvithadhi (Intel Labs, Intel Corporation), Aravind Dasu (Programmable Solutions Group, Intel Corporation), Yu Cao (Arizona State University), and Jae-Sun Seo (Arizona State University)

InS-DLA: An In-SSD Deep Learning Accelerator for Near-Data Processing .173
Shengwen Liang (Institute of Computing Technology, Chinese Academy of Sciences, Beijing; University of Chinese Academy of Sciences), Ying Wang (Institute of Computing Technology, Chinese Academy of Sciences, Beijing; University of Chinese Academy of Sciences), Cheng Liu (Institute of Computing Technology, Chinese Academy of Sciences, Beijing; University of Chinese Academy of Sciences), Huawei Li (Institute of Computing Technology, Chinese Academy of Sciences, Beijing; University of Chinese Academy of Sciences; Peng Cheng Laboratory, Shenzhen, China), and Xiaowei Li (Institute of Computing Technology, Chinese Academy of Sciences, Beijing; University of Chinese Academy of Sciences)

FPGA-Based Training Accelerator Utilizing Sparseness of Convolutional Neural Network .180
Hiroki Nakahara (Tokyo Institute of Technology), Youki Sada (Tokyo Institute of Technology), Masayuki Shimoda (Tokyo Institute of Technology), Kouki Sayama (Tokyo Institute of Technology), Akira Jinguji (Tokyo Institute of Technology), and Shimpei Sato (Tokyo Institute of Technology)

Towards an Efficient Accelerator for DNN-Based Remote Sensing Image Segmentation on FPGAs .187
Shuanglong Liu (Imperial College London) and Wayne Luk (Imperial College London)

Session A3 - Security

Characterizing Power Distribution Attacks in Multi-User FPGA Environments .194
George Provelengios (University of Massachusetts), Daniel Holcomb (University of Massachusetts), and Russell Tessier (University of Massachusetts)

Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey .202
Seyedeh Sharareh Mirzargar (Ecole Polytechnique Fédérale de Lausanne (EPFL)) and Mirjana Stojilovi (École Polytechnique Fédérale de Lausanne (EPFL))

Open-Source FPGA Implementation of Post-Quantum Cryptographic Hardware Primitives .211
Rashmi Agrawal (Boston University), Lake Bu (Boston University), Alan Ehret (Boston University), and Michel Kinsy (Boston University)

A Highly-Portable True Random Number Generator Based on Coherent Sampling .218
Adriaan Peetermans (KU Leuven), Vladimir Rozic (KU Leuven), and Ingrid Verbauwhede (KU Leuven)

Software/Hardware Codesign of the Post Quantum Cryptography Algorithm NTRUEncrypt Using High-Level Synthesis and Register-Transfer Level Design Methodologies .225
Farnoud Farahmand (George Mason University), Duc Tri Nguyen (George Mason University), Viet B. Dang (George Mason University), Ahmed Ferozpuri (George Mason University), and Kris Gaj (George Mason University)

Network Intrusion Detection Using Neural Networks on FPGA SoCs .232
Lenos Ioannou (University of Warwick) and Suhaib A. Fahmy (University of Warwick)

Beyond the Limits: SHA-3 in Just 49 Slices 239
Victor Arribas (COSIC-KU Leuven)

PhD Forum

FPGA Accelerated Deep Learning Radio Modulation Classification Using MATLAB System Objects & PYNQ 246
Andrew Maclellan (University of Strathclyde), Lewis McLaughlin (University of Strathclyde), Louise Crockett (University of Strathclyde), and Robert Stewart (University of Strathclyde)

Spiking Row-by-Row FPGA Multi-Kernel and Multi-Layer Convolution Processor 248
Ricardo Tapiador Morales (Robotics and Tech of Computers Lab, University of Seville), Antonio Rios Navarro (University of Seville), Juan Pedro Dominguez Morales (University of Seville), Daniel Gutierrez Galan (University of Seville), and Alejandro Linares-Barranco (University of Seville)

A Distributed Model of Computation for Reconfigurable Devices Based on a Streaming Architecture 250
Paolo Cretaro (Istituto Nazionale di Fisica Nucleare)

Neural Network Overlay Using FPGA DSP Blocks 252
Lenos Ioannou (University of Warwick) and Suhaib A. Fahmy (University of Warwick)

Session M3 - Memory, Network and Streams

DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses 254
Mikhail Asiatici (EPFL) and Paolo Ienne (EPFL)

NARMADA: Near-Memory Horizontal Diffusion Accelerator for Scalable Stencil Computations 263
Gagandeep Singh (IBM Research - Zurich, Switzerland / Eindhoven University of Technology, Netherlands), Dionysios Diamantopoulos (IBM Research - Zurich, Switzerland), Christoph Hagleitner (IBM Research - Zurich, Switzerland), Sander Stuijk (Eindhoven University of Technology, Netherlands), and Henk Corporaal (Eindhoven University of Technology, Netherlands)

Fletcher: A Framework to Efficiently Integrate FPGA Accelerators with Apache Arrow 270
Johan Peltenburg (Delft University of Technology), Jeroen van Straten (Delft University of Technology), Lars Wijtemans (Delft University of Technology), Lars van Leeuwen (Delft University of Technology), Zaid Al-Ars (Delft University of Technology), and Peter Hofstee (IBM)

Data Stream Statistics Over Sliding Windows: How to Summarize 150 Million Updates Per Second on a Single Node 278
Grigorios Chrysos (Technical University of Crete), Odysseas Papapetrou (Eindhoven University of Technology), Dionisios Pnevmatikatos (Technical University of Crete), Apostolos Dollas (Technical University of Crete), and Minos Garofalakis (Technical University of Crete; ATHENA Research and Innovation Center, Athens)

Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack .286
Mario Ruiz (Universidad Autónoma de Madrid), David Sidler (ETH Zürich), Gustavo Sutter (Universidad Autónoma de Madrid), Gustavo Alonso (ETH Zürich), and Sergio López-Buedo (Universidad Autónoma de Madrid)

System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration .293
Burkhard Ringlein (IBM Research – Zurich), Francois Abel (IBM Research – Zurich), Alexander Ditter (Chair of Computer Architecture, Friedrich-Alexander University Erlangen-Nürnberg), Beat Weiss (IBM Research – Zurich), Christoph Hagleitner (IBM Research – Zurich), and Dietmar Fey (Chair of Computer Architecture, Friedrich-Alexander University Erlangen-Nürnberg)

Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device .301
Seung Won Min (University of Illinois), Sitao Huang (University of Illinois), Mohamed El-Hadedy (California State Polytechnic University, Pomona), Jinjun Xiong (IBM T.J. Watson Research Center), Deming Chen (University of Illinois), and Wen-mei Hwu (University of Illinois)

High-Performance Decoding of Variable-Length Memory Data Packets for FPGA Stream Processing .307
Roberto Sierra (Universidad Politécnica de Madrid), Filippo Mangani (Universidad Politécnica de Madrid), Carlos Carreras (Universidad Politécnica de Madrid), and Gabriel Caffarena (Universidad San Pablo CEU)

A Dynamic Memory Allocation Library for High-Level Synthesis .314
Nicholas V. Giamblanco (University of Toronto) and Jason H. Anderson (University of Toronto)

A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform .321
Yuchen Ren (Fudan University), Jinyu Xie (Fudan University), Yunhui Qiu (Fudan University), Hankun Lv (Fudan University), Wenbo Yin (Fudan University), Lingli Wang (Fudan University), Bowei Yu (Huawei Technologies Co., Ltd.), Hua Chen (Huawei Technologies Co., Ltd.), Xianjun He (Huawei Technologies Co., Ltd.), Zhijian Liao (Huawei Technologies Co., Ltd.), and Xiaozhong Shi (Huawei Technologies Co., Ltd.)

Session A4 - Architectures & Technology for Machine Learning

Specializing FGPU for Persistent Deep Learning .326
Rui Ma (The University of Texas at Austin), Jia-Ching Hsu (The University of Texas at Austin), Tian Tan (The University of Texas at Austin), Eriko Nurvitadhi (Intel), David Sheffield (Intel), Rob Pelt (Intel), Martin Langhammer (Intel), Jaewoong Sim (Intel), Aravind Dasu (Intel), and Derek Chiou (Microsoft Corporation and The University of Texas at Austin)

A Deep Learning Framework to Predict Routability for FPGA Circuit Placement .334
Abeer Alhyari (University of Guelph), Ahmed Shamli (University of Guelph), Ziad Abuwaimer (University of Guelph), Shawki Areibi (University of Guelph), and Gary Grewal (University of Guelph)

Scaling the Cascades: Interconnect-Aware FPGA Implementation of Machine Learning Problems .342.....
Ananda Samajdar (Georgia Institute of Technology), Tushar Garg (University of Waterloo), Tushar Krishna (Georgia Institute of Technology), and Nachiket Kapre (University of Waterloo)

Hybrid Dot-Product Calculation for Convolutional Neural Networks in FPGA .350.....
Mário P. Véstias (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal), Rui Policarpo Duarte (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal), José T. de Sousa (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal), and Horácio Neto (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal)

Reducing Dynamic Power in Streaming CNN Hardware Accelerators by Exploiting Computational Redundancies .354.....
Duvindu Piyasena (Nanyang Technological University), Rukshan Wickramasinghe (Nanyang Technological University), Debdeep Paul (Indian Institute of Technology Patna), Siew-Kei Lam (Nanyang Technological University), and Meiqing Wu (Nanyang Technological University)

TensorFlow to Cloud FPGAs: Tradeoffs for Accelerating Deep Neural Networks .360.....
Stefan Hadjis (Stanford University) and Kunle Olukotun (Stanford University)

Session A5 - Tools & Methods

OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs .367.....
Xifan Tang (University of Utah), Edouard Giacomin (University of Utah), Aurélien Alacchi (University of Utah), Baudouin Chauviere (University of Utah), and Pierre-Emmanuel Gaillardon (University of Utah)

Tinsel: A Manythread Overlay for FPGA Clusters .375.....
Matthew Naylor (University of Cambridge), Simon W. Moore (University of Cambridge), and David Thomas (Imperial College London)

Preallocating Resources for Distributed Memory Based FPGA Debug .384.....
Robert Hale (Brigham Young University) and Brad Hutchings (Brigham Young University)

Low-Level Loop Analysis and Pipelining of Applications Mapped to Xilinx FPGAs .391.....
Hossein Omidian (Xilinx Inc.) and Guy G.F. Lemieux (University of British Columbia)

Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design .397.....
Hosein Mohammadi Makrani (George Mason University), Farnoud Farahmand (George Mason University), Hossein Sayadi (California State University Long Beach), Sara Bondi (George Mason University), Sai Manoj Pudukotai Dinakarrao (George Mason University), Houman Homayoun (George Mason University), and Setareh Rafatirad (George Mason University)

FPGA Accelerated FPGA Placement .404
Shounak Dhar (University of Texas at Austin), Love Singhal (Intel Corporation), Mahesh Iyer (Intel Corporation), and David Pan (University of Texas at Austin)

Demos

Demonstration of Low Power Stream Processing Using a Variable Pipelined CGRA .411
Takuya Kojima (Keio University, Japan), Naoki Ando (Keio University, Japan), Yusuke Matsushita (Keio University, Japan), and Hideharu Amano (Keio University, Japan)

An FPGA Implementation of Real-Time Object Detection with a Thermal Camera .413
Masayuki Shimoda (Tokyo Institute of Technology), Youki Sada (Tokyo Institute of Technology), Ryosuke Kuramochi (Tokyo Institute of Technology), and Hiroki Nakahara (Tokyo Institute of Technology)

Storing Parquet Tile by Tile: Application-Aware Storage with Deduplication .415
Lucas Kuhring (IMDEA Software Institute) and Zsolt István (IMDEA Software Institute)

Demonstration of Flow-in-Cloud: A Multi-FPGA System .417
Kazuei Hironaka (Keio University), Kensuke Iizuka (Keio University), Akram Ben Ahmed (Keio University), M M Imdad Ullah (Keio University), Yugo Yamauchi (Keio University), Yuxi Sun (Keio University), Miho Yamakura (Keio University), Aoi Hiruma (Keio University), and Hideharu Amano (Keio University)

Demonstration of a Multimode SoC FPGA-Based Acoustic Camera .419
Bruno da Silva (Vrije Universiteit Brussel), Laurent Segers (Vrije Universiteit Brussel), An Braeken (Vrije Universiteit Brussel), and Abdellah Touhafi (Vrije Universiteit Brussel)

Capella: Customizing Perception for Edge Devices by Efficiently Allocating FPGAs to DNNs .421
Younmin Bae (Georgia Institute of Technology), Ramyad Hadidi (Georgia Institute of Technology), Bahar Asgari (Georgia Institute of Technology), Jiashen Cao (Georgia Institute of Technology), and Hyesoon Kim (Georgia Institute of Technology)

ZytleBot: FPGA Integrated Development Platform for ROS Based Autonomous Mobile Robot .422
Yasuhiro Nitta (Kyoto University), So Tamura (Kyoto University), and Hideki Takase (Kyoto University / JST PRESTO)

Real-Time Multi-Pedestrian Detection in Surveillance Camera using FPGA .424
Akira Jinguji (Tokyo Institute of Technology), Youki Sada (Tokyo Institute of Technology), and Hiroki Nakahara (Tokyo Institute of Technology)

The CEDARtools Platform – Massive External Memory with High Bandwidth and Low Latency Under Fine-Granular Random Access Patterns .426
Thomas Preusser (Accemic Technologies, Germany) and Alexander Weiss (Accemic Technologies, Germany)

A Self-Calibrating True Random Number Generator .428
Adriaan Peetermans (KU Leuven), Miloš Gruji (KU Leuven), Vladimir Rožić (KU Leuven), and Ingrid Verbauwhede (KU Leuven)

The FOS (FPGA Operating System) Demo . 429
Anuj Vaishnav (The University of Manchester), Khoa Dang Pham (The University of Manchester), Kristiyan Manev (The University of Manchester), and Dirk Koch (The University of Manchester)

Author Index 431