

2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2019)

**Noordwijk, Netherlands
2 – 4 October 2019**



**IEEE Catalog Number: CFP19078-POD
ISBN: 978-1-7281-2261-8**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19078-POD
ISBN (Print-On-Demand):	978-1-7281-2261-8
ISBN (Online):	978-1-7281-2260-1
ISSN:	1550-5774

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

REBOOTING COMPUTING: THE CHALLENGES FOR TEST AND RELIABILITY	1
<i>A. Bosio ; I. O'Connor ; G. S. Rodrigues ; F. K. Lima ; E. I. Vatajelu ; G. Di Natale ; L. Anghel ; S. Nagarajan ; M. C. R. Fieback ; S. Hamdioui</i>	
STATE ENCODING WITH STOCHASTIC NUMBERS FOR TRANSIENT FAULT TOLERANT LINEAR FINITE STATE MACHINES	7
<i>Hideyuki Ichihara ; Yuki Maeda ; Tsuyoshi Iwagaki ; Tomoo Inoue</i>	
SIMULATING WEAR-OUT EFFECTS OF ASYMMETRIC MULTICORES AT THE ARCHITECTURE LEVEL	13
<i>Nikos Foutris ; Christos Kotselidis ; Mikel Luján</i>	
PREVENTING SCAN ATTACK THROUGH TEST RESPONSE ENCRYPTION	19
<i>Satyadev Ahlawat ; Jaynarayan Tudu ; Manoj Singh Gaur ; Masahiro Fujita ; Virendra Singh</i>	
ON-LINE TESTING FOR AUTONOMOUS SYSTEMS DRIVEN BY RISC-V PROCESSOR DESIGN VERIFICATION	25
<i>Annachiara Ruospo ; Riccardo Cantoro ; Ernesto Sanchez ; Pasquale Davide Schiavone ; Angelo Garofalo ; Luca Benini</i>	
CHALLENGES OF RELIABILITY ASSESSMENT AND ENHANCEMENT IN AUTONOMOUS SYSTEMS	31
<i>Maksim Jenihhin ; Matteo Sonza Reorda ; Aneesh Balakrishnan ; Dan Alexandrescu</i>	
DETECTING SEUS IN NOISY DIGITAL IMAGERS WITH SMALL PIXELS	37
<i>Glenn H. Chapman ; Rohan Thomas ; J. Klinsmann ; Coelho Silva Meneses ; Bifei Huang ; Hao Yang ; Israel Koren ; Zahava Koren</i>	
PROTECTING LARGE WORD SIZE MEMORIES AGAINST MCUS WITH 3-BIT BURST ERROR CORRECTION	43
<i>Jiaqiang Li ; Pedro Reviriego ; Liyi Xiao ; Alexander Klockmann</i>	
CORE-VR: A COHERENCE AND REUSABILITY AWARE LOW VOLTAGE FAULT TOLERANT CACHE IN MULTICORE	47
<i>Avishkek Choudhury ; Biplab K. Sikdar</i>	
CO-RELATION SCAN ATTACK ANALYSIS (COSAA) ON AES: A COMPREHENSIVE APPROACH	51
<i>N/A</i>	
A LOW CAPTURE POWER ORIENTED X-FILLING METHOD USING PARTIAL MAXSAT ITERATIVELY	57
<i>Toshinori Hosokawa ; Hiroshi Yamazaki ; Kenichiro Misawa ; Masayoshi Yoshimura ; Yuki Hiramasa ; Masayuki Arai</i>	
ON THE CRITICALITY OF CACHES IN FAULT-TOLERANT PROCESSORS FOR SPACE	63
<i>Stefano di Mascio ; Alessandra Menicucci ; Eberhard Gill ; Gianluca Furano ; Claudio Monteleone</i>	
LOW REDUNDANCY DOUBLE ERROR CORRECTION SPOTTY CODES COMBINED WITH GRAY CODING FOR 64 DATA BITS MEMORIES OF 4-BIT MULTILEVEL CELLS	67
<i>Shanshan Liu ; Pedro Reviriego ; Kazuteru Namba ; Salvatore Pontarelli ; Liyi Xiao ; Fabrizio Lombardi</i>	
A STATE ASSIGNMENT METHOD TO IMPROVE TRANSITION FAULT COVERAGE FOR CONTROLLERS	71
<i>Masayoshi Yoshimura ; Yuki Takeuchi ; Hiroshi Yamazaki ; Toshinori Hosokawa</i>	
RELIABILITY EVALUATION OF POLYPHASE-FILTER BASED DECIMATORS IMPLEMENTED ON SRAM-FPGAS	75
<i>Zhen Gao ; Jinhua Zhu ; Lina Yan ; Tong Yan ; Pedro Reviriego</i>	
DEVELOPING A CONFIGURABLE FAULT TOLERANT MULTICORE SYSTEM FOR OPTIMIZED SENSOR PROCESSING	79
<i>Markus Ulbricht ; Rizwan Tariq Syed ; Milos Krstic</i>	
SCALABLE AND CONFIGURABLE MULTI-CHIP SRAM IN A PACKAGE FOR SPACE APPLICATIONS	83
<i>Aleksandar Simevski ; Patryk Skoncej ; Cristiano Calligaro ; Milos Krstic</i>	
COMBINING CLUSTER SAMPLING AND ACE ANALYSIS TO IMPROVE FAULT-INJECTION BASED RELIABILITY EVALUATION OF GPU-BASED SYSTEMS	89
<i>Alessandro Vallero ; Stefano di Carlo</i>	
EVALUATION OF TMR EFFECTIVENESS FOR SOFT ERROR MITIGATION IN SHYLOC COMPRESSION IP CORE IMPLEMENTED ON ZYNQ SOC UNDER HEAVY ION RADIATION	95
<i>Antonio Sánchez ; Yubal Barrios ; Lucana Santos ; Roberto Sarmiento</i>	

ANALOG TEST INTERFACE FOR IEEE 1687 EMPLOYING SPLIT SAR ARCHITECTURE TO SUPPORT EMBEDDED INSTRUMENT DEPENDABILITY APPLICATIONS	99
<i>Jerrin Pathrose ; Leon van de Logt ; Hans G. Kerkhoff</i>	
A FAULT-TOLERANT MPSOC FOR CUBESATS.....	103
<i>Christian M. Fuchs ; Pai Chou ; Xiaoqing Wen ; Nadia M. Murillo ; Gianluca Furano ; Stefan Holst ; Antonios Tavoularis ; Shyue-Kunz Lu ; Aske Plaat ; Kostas Marinis</i>	
HIGH PERFORMANCE MEMORY REPAIR.....	109
<i>Feroze Merchant ; Anandraj Devarajan ; Anik Basu ; Dave Ashen ; Brandon Yelton ; Prashant D. Joshi</i>	
INCREASING THE EFFICIENCY AND EFFICACY OF SELECTIVE-HARDENING FOR PARALLEL APPLICATIONS.....	113
<i>Daniel Oliveira ; Philippe Navaux ; Paolo Rech</i>	
PROTECTING RSA HARDWARE ACCELERATORS AGAINST DIFFERENTIAL FAULT ANALYSIS THROUGH RESIDUE CHECKING.....	119
<i>Ana Lasheras ; Ramon Canal ; Eva Rodríguez ; Luca Cassano</i>	
SCATTER SCRUBBING: A METHOD TO REDUCE SEU REPAIR TIME IN FPGA CONFIGURATION MEMORY.....	125
<i>Mahsa Mousavi ; Hamid Reza Pourshaghghi ; Henk Corporaal ; Akash Kumar</i>	
EFFICIENT ERROR-TOLERANT QUANTIZED NEURAL NETWORK ACCELERATORS.....	131
<i>Giulio Gambardella ; Johannes Kappauf ; Michaela Blott ; Christoph Doehring ; Martin Kumm ; Peter Zipf ; Kees Vissers</i>	
A COMPREHENSIVE EVALUATION OF THE EFFECTS OF INPUT DATA ON THE RESILIENCE OF GPU APPLICATIONS.....	137
<i>Fritz G. Previlon ; Charu Kalra ; David R. Kaeli ; Paolo Rech</i>	
ON THE RELIABILITY OF CONVOLUTIONAL NEURAL NETWORK IMPLEMENTATION ON SRAM-BASED FPGA.....	143
<i>Boyang Du ; Sarah Azimi ; Corrado de Sio ; Ludovica Bozzoli ; Luca Sterpone</i>	
UNDERSTANDING OF GPU ARCHITECTURAL VULNERABILITY FOR DEEP LEARNING WORKLOADS	149
<i>Danny Santoso ; Hyeran Jeon</i>	
FAULT TOLERANT PHOTOVOLTAIC ARRAY: A REPAIR CIRCUIT BASED ON MEMRISTOR SENSING	155
<i>Luca Gnoli ; Giuseppe Carnicelli ; Alessio Parisi ; Luca Urbinati ; Burim Kabashi ; Fabio Michieletti ; Sebastian Ignacio Peradotto Ibarra ; Marco Vacca ; Mariagrazia Graziano ; Jimson Mathew ; Marco Ottavi</i>	
PARITY-BASED CONCURRENT ERROR DETECTION SCHEMES FOR THE CHACHA STREAM CIPHER.....	159
<i>Alexander Zeh ; Manuela Meier ; Viola Rieger</i>	
TESTING OF IN-MEMORY-COMPUTING 8T SRAMS.....	163
<i>Tsai-Ling Tsai ; Jin-Fu Li ; Chun-Lung Hsu ; Chi-Tien Sun</i>	
PREDICTING SINGLE EVENT EFFECTS IN DRAM.....	167
<i>Donald Kline ; Stephen Longofono ; Rami Melhem ; Alex K. Jones</i>	
EFFECTS OF HEAVY ION AND PROTON IRRADIATION ON A SLC NAND FLASH MEMORY	173
<i>Lucas Matana Luza ; Alexandre Bossier ; Viyas Gupta ; Arto Javanainen ; Ali Mohammadzadeh ; Luigi Dilillo</i>	
Author Index	