2019 IEEE International Test Conference in Asia (ITC-Asia 2019)

Tokyo, Japan 3 – 5 September 2019



IEEE Catalog Number: CFP19UWH-POD ISBN: 978-1-7281-4719-2

Copyright \odot 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: CFP19UWH-POD ISBN (Print-On-Demand): 978-1-7281-4719-2 ISBN (Online): 978-1-7281-4718-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2019 IEEE International Test Conference in Asia (ITC-Asia) ITC-Asia 2019

Table of Contents

Foreword .x
Organizing Committee xi
Steering Committee xii
Program Committee xiii
Tutorials xv
Keynotes xviii
nvited Talks xx
Embedded Tutorial xxiii
Sponsors xxiv
Session 1A: Analog and Mixed-Signal Test
Accurate and Fast Testing Technique of Operational Amplifier DC Offset Voltage in μV-Order by DC-AC Conversion .1.
Yuto Sasaki (Gunma University), Kosuke Machida (Gunma University), Riho Aoki (Gunma University), Shogo Katayama (Gunma University), Takayuki Nakatani (Gunma University), Jianlong Wang (Gunma University), Keno Sato (ROHM Semiconductor), Takashi Ishida (ROHM Semiconductor), Toshiyuki Okamoto (ROHM Semiconductor), Tamotsu Ichikawa (ROHM Semiconductor), Anna Kuwana (Gunma University), Kazumi Hatayama (Gunma University), and Haruo Kobayashi (Gunma University)
Crest Factor Controlled Multi-Tone Signals for Analog/Mixed-Signal IC Testing .7
A Selection Method of Ring Oscillators for An On-Chip Digital Temperature And Voltage Sensor .13
Session 1B: ATE Design

Sonza Reorda (Politecnico di Torino)

An FPGA-Based Data Receiver for Digital IC Testing .25
Did We Test Enough? Functional Coverage for Post-Silicon Validation .3.1
Session 2A: Hardware Oriented Security
Implementation of Parametric Hardware Trojan in FPGA 37. Yipei Yang (University of Chinese Academy of Sciences), Jing Ye (University of Chinese Academy of Sciences), Xiaowei Li (University of Chinese Academy of Sciences), Yinhe Han (University of Chinese Academy of Sciences), Huawei Li (University of Chinese Academy of Sciences, Peng Cheng Laboratory), and Yu Hu (University of Chinese Academy of Sciences)
Time-Related Hardware Trojan Attacks on Processor Cores 43. Man-Hsuan Kuo (National Cheng Kung University), Chun-Ming Hu (National Cheng Kung University), and Kuen-Jong Lee (National Cheng Kung University)
Instruction Vulnerability Test and Code Optimization Against DVFS Attack 49. Junying Huang (University of Chinese Academy of Sciences, Beijing, China), Jing Ye (University of Chinese Academy of Sciences, Beijing, China), Xiaochun Ye (University of Chinese Academy of Sciences, Beijing, China), Da Wang (University of Chinese Academy of Sciences, Beijing, China), Dongrui Fan (University of Chinese Academy of Sciences, Beijing, China), Huawei Li (University of Chinese Academy of Sciences, Beijing, China), Xiaowei Li (University of Chinese Academy of Sciences, Beijing, China), and Zhimin Zhang (University of Chinese Academy of Sciences, Beijing, China)
Session 2B: Design for Testability
An Empirical Approach to RTL Scan Path Design Focusing on Structural Interpretation in Logic Synthesis 55. Tsuyoshi Iwagaki (Hiroshima City University), Sho Yuasa (Hiroshima City University), Hideyuki Ichihara (Hiroshima City University), and Tomoo Inoue (Hiroshima City University)
A Case Study of Testing Strategy for AI SoC .6.1
Towards Complete Fault Coverage by Test Point Insertion using Optimization-SAT Techniques .67

Session 3A: Hotspot Analysis / Yield Analysis

A Static Method for Analyzing Hotspot Distribution on the LSI .73. Kohei Miyase (Kyushu Institute of Technology), Yudai Kawano (Kyushu Institute of Technology), Shyue-Kung Lu (National Taiwan University of Science and Technology), Xiaoqing Wen (Kyushu Institute of Technology), and Seiji Kajihara (Kyushu Institute of Technology) Wafer Plot Classification Using Neural Networks and Tensor Methods .79..... Ahmed Wahba (University of California Santa Barbara), Chuanhe Shan (University of California Santa Barbara), Li-C. Wang (University of California Santa Barbara), and Nik Sumikawa (NXP Semiconductors) **Session 3B: ATPG** Race and Glitch Handling: A Test Perspective 85. Kun-Han Tsai (Mentor, A Siemens Business) Optimization of Cell-Aware ATPG Results by Manipulating Library Cells' Defect Detection Matrices .91....... Zhan Gao (Eindhoven University of Technology), Min-Chun Hu (National Tsing-Hua University), Joe Swenton (Cadence Design Systems), Santosh Malagi (Cadence Design Systems), Jos Huisken (Eindhoven University of Technology), Kees Goossens (Eindhoven University of Technology), and Erik Jan Marinissen (IMEC) Characterization of Locked Sequential Circuits via ATPG 97. Danielle Duvalsaint (Carnegie Mellon University), Zeye Liu (Carnegie Mellon University), Ananya Ravikumar (PES University), and Ronald D. Blanton (Carnegie Mellon University) Session 4A: Trust and Safety Low Cost Recycled FPGA Detection Using Virtual Probe Technique .103..... Foisal Ahmed (Nara Institute of Science and Technology), Michihiro Shintani (Nara Institute of Science and Technology), and Michiko Inoue (Nara Institute of Science and Technology) An On-Chip IEEE 1687 Network Controller for Reliability and Functional Safety Management of System-on-Chips 109. Ahmed M. Y. Ibrahim (University of Twente) and Hans G. Kerkhoff (University of Twente) A Hybrid Embedded Multichannel Test Compression Architecture for Low-Pin Count Test Environments in Safety-Critical Systems 115 Sebastian Huhn (University of Bremen & DFKI GmbH), Daniel Tille (Infineon Technologies AG, Germany), and Rolf Drechsler (University of Bremen & DFKI GmbH)

Session 4B: 3D IC Test / SRAM BIST

A Framework for TSV Based 3D-IC to Analyze Aging and TSV Thermo-Mechanical Stress on Soft Errors .121 Raviteja P Reddy (Indian Institute of Technology, Hyderabad, India), Amit Acharyya (Indian Institute of Technology, Hyderabad, India), and Saqib Khursheed (University of Liverpool, U.K)
A Post-Bond TSVs Test Solution for Leakage Fault .127
A Novel BIST Algorithm for Low-Voltage SRAM .133 Zhikuang Cai (Nanjing University of Posts and Telecommunications), Ying Wang (Nanjing University of Posts and Telecommunications), Shihuan Liu (Nanjing University of Posts and Telecommunications), Kai Lv (Nanjing University of Posts and Telecommunications), and Zixuan Wang (Nanjing University of Posts and Telecommunications)
Session 5A: Fault Tolerance
A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells .139 Zhiyuan Song (Anhui University), Aibin Yan (Anhui University), Jie Cui (Anhui University), Zhili Chen (Anhui University), Xuejun Li (Anhui University), Xiaoqing Wen (Kyushu Institute of Technology), Chaoping Lai (Anhui University), Zhengfeng Huang (Hefei University of Technology), and Huaguo Liang (Hefei University of Technology)
A Delay-Aware Implementation Scheme for Cost-Effective Implication-Based Concurrent Error Detection .145 Tong-Yu Hsieh (National Sun Yat-sen University, Taiwan), Kuang-Chun Lin (National Sun Yat-sen University, Taiwan), and Hsin-Hsien Lin (National Sun Yat-sen University, Taiwan)
Equeezing the Last MHz for CNN Acceleration on FPGAs .151
Session 5B: Delay Test
On-Chip Test Clock Validation Using A Time-to-Digital Converter in FPGAs .157
Online Testing of Clock Delay Faults in a Clock Network .163
On Delay Measurement Under Delay Variations in Boundary Scan Circuit with Embedded TDC .169