

2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2019)

**Rhodes, Greece
1 – 3 July 2019**



IEEE Catalog Number: CFP19PAT-POD
ISBN: 978-1-7281-2104-8

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19PAT-POD
ISBN (Print-On-Demand):	978-1-7281-2104-8
ISBN (Online):	978-1-7281-2103-1
ISSN:	2474-5456

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 IEEE 29th International Symposium On Power and Timing Modeling, Optimization and Simulation (PATMOS)

Hotel Rodos Palace,
Rhodos Island, Greece, July 1-3, 2019



Technical Papers

Session 1	Timing Analysis and Optimization
Date/Time	Monday, 1 July 2019 / 10:15 – 11:15 hrs
Chair	V. Paliouras

- | | | |
|------|---|----|
| S1-1 | The Involution Tool for Accurate Digital Timing and Power Analysis
<i>Daniel Öhliger, Jürgen Maier, Matthias Függer and Ulrich Schmid</i> | 1 |
| S1-2 | Graph-Based STA for Asynchronous Controllers
<i>Nikolaos Xiromeritis, Stavros Simoglou, Christos Sotiriou and Nikolaos Sketopoulos</i> | 9 |
| S1-3 | Multi-Armed Bandits for Autonomous Timing-driven Design Optimization
<i>Apostolos Stefanidis, Dimitrios Mangiras, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos</i> | 17 |

Session	Poster Session A
Date/Time	Monday, 1 July 2019 / 11:15 – 12:15 hrs
Chair	G. Theodoridis

- | | | |
|------|---|----|
| SA-1 | UVM-based Verification of a Digital PLL Using SystemVerilog
<i>Nikolaos Georgoulopoulos and Alkiviadis Hatzopoulos</i> | 23 |
| SA-3 | A High-Performance Neuron for Artificial Neural Network based on Izhikevich model
<i>Maria Sapounaki and Athanasios Kakarountas</i> | 29 |
| SA-4 | Implementing VESA Display Stream Compression Encoder in FPGAs
<i>Nikolaos Kefalas and George Theodoridis</i> | 35 |
| SA-5 | RISC-V Extensions for Bit Manipulation Instructions
<i>Bastian Koppelman, Peer Adelt, Wolfgang Mueller and Christoph Scheytt</i> | 41 |

Session 2	When Temperature and Power Matter
Date/Time	Monday, 1 July 2019 / 12:15 – 13:15 hrs
Chair	O. Koufopavlou

- | | | |
|------|--|----|
| S2-1 | A Synergy of a Closed-Loop DVFS Controller and CPU Hot-Plug For Run-Time Thermal Management in Multicore Systems
<i>Michail Noltsis, Nikolaos Zambelis, Francky Catthoor and Dimitrios Soudris</i> | 49 |
| S2-2 | Temperature-aware Writing Architecture for Multilevel Memristive Cells
<i>Amadeo de Gracia Herranz and Marisa Lopez-Vallejo</i> | 57 |
| S2-3 | Adaptive Transient Computing for Power-Neutral Embedded Devices
<i>Carl C. Rheinländer and Norbert When</i> | 63 |

2019 IEEE 29th International Symposium On Power and Timing Modeling, Optimization and Simulation (PATMOS)

Hotel Rodos Palace,
Rhodos Island, Greece, July 1-3, 2019



Session 3	Voltage Techniques for Power Reduction
Date/Time	Monday, 1 July 2019 / 14:30 – 15:30 hrs
Chair	A. Kakarountas

S3-1	Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets	69
	<i>Danhui Li, Fei Xia, Junwen Luo and Alex Yakovlev</i>	
S3-2	Voltage Scaling and Guardband Customization of Multiple Constituent Components in SoC-FPGA	75
	<i>Ioannis Stratakos, Konstantinos Maragos and George Lentaris</i>	
S3-3	A Calibration Procedure for Sensor Based Adaptive Voltage Scaling Approaches	81
	<i>Christoph Niemann, Munawar Ali, Jakob Heller and Dirk Timmermann</i>	

Session 4	Approximate Computing for Reliability and Energy Optimization
Date/Time	Monday, 1 July 2019 / 15:45 – 16:45 hrs
Chair	A. Hatzopoulos

S4-2	Reliability of an Industrial Wireless Communication System using Approximate Units	87
	<i>Mingjie Hao, Ardalan Najaifi, Alberto García-Ortiz, Ludwig Karsthof, Steffen Paul and Jochen Rust</i>	
S4-3	Minimizing Power for Neural Network Training with Logarithm-Approximate Floating-Point Multiplier	91
	<i>TaiYu Cheng, Jaehoon Yu and Masanori Hashimoto</i>	

Session 5	Design and Implementation of Hardware Structures
Date/Time	Tuesday, 2 July 2019 / 11:15 – 12:15 hrs
Chair	D. Soudris

S5-1	One-Hot Residue Logarithmic Number Systems	97
	<i>Mark G. Arnold, Ioannis Kouretas, Vassilis Paliouras and Austin Morgan</i>	
S5-2	On the Static CMOS Implementation of Magnitude Comparators	103
	<i>Costas Efstatiou and Yiorgos Tsiatouhas</i>	
S5-3	Radix-3 low-complexity modulo-M multipliers	107
	<i>Ioannis Kouretas and Vassilis Paliouras</i>	

2019 IEEE 29th International Symposium On Power and Timing Modeling, Optimization and Simulation (PATMOS)

Hotel Rodos Palace,
Rhodos Island, Greece, July 1-3, 2019



Session 6	Leakage and Power Optimization
Date/Time	Tuesday, 2 July 2019 / 15:00 – 16:10 hrs
Chair	M. Lopez-Vallejo

- | | | |
|-------------|--|-----|
| S6-1 | Energy Efficient Clock Distribution with Low-Leakage Multi-Vt Buffers | 113 |
| | <i>Anil Kumar Gundu and Volkan Kursun</i> | |
| S6-2 | Process Variation-Aware Analytical Modeling of Subthreshold Leakage Power | 119 |
| | <i>Anala M. and B. P. Harish</i> | |

Session	Poster Session B
Date/Time	Wednesday, 3 July 2019 / 09:30 – 10:30 hrs
Chair	G. Theodoridis

- | | | |
|------------|---|-----|
| B-1 | Smart Sensor System for Leakage Detection in Pipes Carrying Oil Products in Noisy Environment: The ESTHISIS Project | 125 |
| | <i>Spiros Nikolaidis, Dimitrios Porlidas, George-Othon Glentis, Anestis Kalfas and Christos Spandonidis</i> | |
| B-2 | Advancing Rational Exploitation of Water Irrigation Using 5G-IoT Capabilities: The AREThOU5A Project | 127 |
| | <i>A. D. Boursianis, M. S. Papadopoulou, P. Damantoulakis, A. Karampatea, P. Doanis, D. Geourgoulas, A. Skoufa, D. Valavanis, C. Apostolidis, D. G. Babas, K. B. Baltzis, T. N. Kaifas K. Siozios, S. Siskos, T. Samaras, K. Siakavara, S. Nikolaidis, S. K. Goudos, I. Kasimis, G. Kalamaras, D. Merkouris, G. Perrakis, C. Tsirogiannis, A. Liopa-Tsakalidi, P. Barouchas, A. Gotsis and K. Maliatsos</i> | |
| B-3 | Design of a Flexible Multi-source Energy Harvesting System for Autonomously Powered IoT : The PERPS Project | 133 |
| | <i>S. Siskos, V. Gogolou, C. Tsamis, A. Kerasidou, K. Tsipapali, S. Katsikas, A. Sakellariou and G. Doumenis</i> | |

Session 7	Efficient Architectures for Neural Networks
Date/Time	Wednesday, 3 July 2019 / 10:30 – 11:30 hrs
Chair	V. Palioras

- | | | |
|-------------|--|-----|
| S7-1 | High Performance Accelerator for CNN Applications | 135 |
| | <i>Angelos Kyriakos, Vasileios Kitsakis, Alexandros Louropoulos, Elissaios-Alexios Papatheofanous, Ioannis Patronas and Dionysios Reisis</i> | |
| S7-2 | Morphological Reservoir Computing Hardware | 141 |
| | <i>Fabio Galán-Prado, J. Font-Rosselló and Josep L. Rosselló</i> | |
| S7-3 | Stochastic Radial Basis Neural Networks | 145 |
| | <i>Fabio Galán-Prado, Alejandro Morán, Joan Font, Miquel Roca and Josep L. Rosselló</i> | |

2019 IEEE 29th International Symposium On Power and Timing Modeling, Optimization and Simulation (PATMOS)

Hotel Rodos Palace,
Rhodos Island, Greece, July 1-3, 2019



Session 8	Power Gating Seen from a Different Angle
Date/Time	Wednesday, 3 July 2019 / 11:45 – 12:30 hrs
Chair	O. Koufopavlou

S8-1	Simulation-based Verification of the Youngest-First Round-Robin Core Gating Pattern	150
	<i>Aleksandar Simevski and Milos Krstic</i>	
S8-2	Impact of Coarse-Grained Power Gate Placement on a Fine-Grained System Design	158
	<i>Shylesh Umapathy and Aaron Stillmaker</i>	