

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS 2019)

**Rhodes, Greece
1 – 3 July 2019**



**IEEE Catalog Number: CFP19OLT-POD
ISBN: 978-1-7281-2491-9**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19OLT-POD
ISBN (Print-On-Demand):	978-1-7281-2491-9
ISBN (Online):	978-1-7281-2490-2
ISSN:	1942-9398

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Technical Papers

Session 1	Soft Errors	
Date/Time	Monday, 1 July 2019 / 10:15 – 11:15 hrs	
Moderator	S.Hellebrand (<i>U Paderborn</i>)	
1.1	Comparison of Radiation Hardness of Stacked Transmission-Gate Flip Flop and Stacked Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process	1
	<i>Mitsunori Ebara, Kodai Yamada, Jun Furuta and Kazutoshi Kobayashi</i>	
1.2	Machine Learning to Tackle the Challenges of Transient and Soft Errors in Complex Circuits	7
	<i>Thomas Lange, Aneesh Balakrishnan, Maximilien Glorieux, Dan Alexandrescu and Luca Sterpone</i>	
1.3	Selective Fault Tolerance by Counting Gates with Controlling Value	15
	<i>Anselm Breitenreiter, Stefan Weidling, Oliver Schrape, Steffen Zeidler, Pedro Reviriego and Milos Krstic</i>	
Session 2	Failure and Fault Analysis	
Date/Time	Monday, 1 July 2019 / 10:15 – 11:15 hrs	
Moderator	O.Unsal (<i>BSC</i>)	
2.1	Towards Improvement of Mission Mode Failure Diagnosis for System-on-Chip	21
	<i>S. Mhamdi, A. Virazel, P. Girard, A. Bosio, E. Auvray, E. Faehn and A. Ladhar</i>	
2.2	Automated Die Inking through On-line Machine Learning	27
	<i>Constantinos Xanthopoulos, Arnold Neckermann, Paulus List, Klaus-Peter Tschernay, Peter Sarson and Yiorgos Makris</i>	
2.3	Stuck-at-OFF Fault Analysis in Memristor-Based Architecture for Synchronization	33
	<i>Manuel Escudero, Ioannis Vourkas and Antonio Rubio</i>	
Session 3	Posters	
Date/Time	Monday, 1 July 2019 / 11:15 – 12:15 hrs	
3.1	Flight Safety Certification Implications for Complex Multi-Core Processor based Avionics Systems	38
	<i>Jyotika Athavale, Riccardo Mariani and Michael Paulitsch</i>	
3.2	A Design for Testability Method for k-Cycle Capture Test Generation	40
	<i>Yuta Ishiyama, Toshinori Hosokawa and Hiroshi Yamazaki</i>	
3.3	An Efficient SAT-attack Algorithm against Logic Encryption	44
	<i>Yusuke Matsunaga and Masayoshi Yoshimura</i>	
3.4	Development of FF Circuits for Measures Against Power Supply Noise	48
	<i>Yukiya Miura, Miyuki Inoue and Yuya Kinoshita</i>	

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



3.5	Efficient Fault Injection based on Dynamic HDL Slicing Technique <i>Ahmet Cagri Bagbaba, Maksim Jenihhin, Jaan Raik and Christian Sauer</i>	52
3.6	Empirical Evaluation on Anomaly Behavior Detection for Low-Cost Micro-Controllers Utilizing Accurate Power Analysis <i>Kento Hasegawa, Kiyoshi Chikamatsu and Nozomu Togawa</i>	54
3.7	Fault Modeling and Simulation of Memristor based Gas Sensors <i>Saurabh Khandelwal, Anu Bala, Vishal Gupta, Marco Ottavi, Eugenio Martinelli and Abusaleh Jabir</i>	58
3.8	Methodology for Tradeoffs between Performance and Lifetimes of Integrated Circuits <i>Daniel Weyer, Francis Wolff, Chris Papachristou and Steve Clay</i>	60
3.9	Implementation of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Reversible Gates <i>Sajjad Parvin and Mustafa Altun</i>	64

Special Session S1	Reliability Simulation from Device to Circuit Level
Date/Time	Monday, 1 July 2019 / 12:15 – 13:15 hrs
Organizers/Moderators	F.Cacho, A.Michard (<i>STMicroelectronics</i>)

S1.1	Reliability Challenges with Self-Heating and Aging in FinFET Technology <i>Hussam Amrouch, Victor M. van Santen, Om Prakash, Hammam Kattan, Sami Salamin, Simon Thomann and Jörg Henkel</i>	68
S1.2	Global and Local Process Variation Simulations in Design for Reliability approach <i>Audrey Michard, Florian Cacho, Damien Celeste and Xavier Federspiel</i>	72
S1.3	HCD-Induced GIDL Increase and Circuit Implications <i>Edoardo Ceccarelli, Kevin Manning, Giuseppe Macera, Dennis Dempsey and Colm Heffernan</i>	76

Special Session S2	Memory Robustness
Date/Time	Monday, 1 July 2019 / 12:15 – 13:15 hrs
Organizer/Moderator	G.Harutyunyan (<i>Synopsys</i>) D.Alexandrescu (<i>iRoC</i>)

S2.1	A Technique to Achieve Necessary FIT Rate while Maintaining Area, Power and Performance Ratio <i>C.Argyrides, G.Harutyunyan and Y.Zorian</i>	N/A
S2.2	Variation-aware Fault Modeling and Test Generation for STT-MRAM <i>S.M. Nair, R. Bishnoi, M. B. Tahoori, H. Grigoryan and G. Tshagharyan</i>	80
S2.3	Tuning BIST Architecture via Fault Prediction Mechanism <i>G.Harutyunyan, S. Shoukourian and Y.Zorian</i>	N/A

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Session 4	Accelerators	
Date/Time	Monday, 1 July 2019 / 14:30 – 15:30 hrs	
Moderator	H.-J.Wunderlich (<i>U Stuttgart</i>)	
4.1	Cost-effective Resilient FPGA-based LDPC Decoder Architecture <i>Eduardo N. de Souza and Gabriel L. Nazar</i>	84
4.2	Software-only Diverse Redundancy on GPUs for Autonomous Driving Platforms <i>Sergi Alcaide, Leonidas Kosmidis, Carles Hernandez and Jaume Abella</i>	90
4.3	Testing Permanent Faults in Pipeline Registers of GPGPUs: A Multi-kernel Approach <i>Josie E. Rodriguez Condia and Matteo Sonza Reorda</i>	97
Session 5	Hardware Security	
Date/Time	Monday, 1 July 2019 / 14:30 – 15:30 hrs	
Moderator	M.Michael (<i>U Cyprus</i>)	
5.1	On a Side Channel and Fault Attack Concurrent Countermeasure Methodology for MCU-based Byte-sliced Cipher Implementations <i>Ehsan Aerabi, Athanasios Papadimitriou and David Hely</i>	103
5.2	HATE: a Hardware Trojan Emulation Environment for Microprocessor-based Systems <i>Cristiana Bolchini, Luca Cassano, Ivan Montalbano, Giampiero Repole, Andrea Zanetti and Giorgio Di Natale</i>	109
5.3	On the Encryption of the Challenge in Physically Unclonable Functions <i>Elena Ioana Vatajelu, Giorgio Di Natale, Mohd Syafiq Mispan and Basel Halak</i>	115
Special Session S3	Resilient and Secure Mixed-Signal/RF Circuits and Systems	
Date/Time	Monday, 1 July 2019 / 15:45 – 16:45 hrs	
Organizers/Moderators	A.Chatterjee (<i>Georgia Tech.</i>)	
S3.1	Self-Monitoring, Self-Healing Biomorphonic Sensor Technology <i>Andrew Richardson and David Cheneler</i>	121
S3.2	BIST Solutions for Industrial Mixed-signal Circuits <i>S.Mir, M.Barragan and M.Mammasse</i>	N/A
S3.3	Trusted and Secure Design of Analog/RF ICs: Recent Developments <i>Kiruba Subramani, Georgios Volanis, Mohammad-Mahdi Bidmeshki, Angelos Antonopoulos and Yiorgos Makris</i>	125

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Special Session S4	Modern Hardware Margins: CPUs, GPUs, FPGAs: System-Level Studies
Date/Time	Monday, 1 July 2019 / 15:45 – 16:45 hrs

- S4 Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies** 129
Dimitris Gizopoulos, George Papadimitriou, Athanasios Chatzidimitriou, Vijay Janapa Reddi, Jingwen Leng, Behzad Salami, Osman S. Unsal and Adrian Cristal Kestelman

Special Session S5	Cost-Effective Resilience-I: Advanced Cross-Layer Analysis and Optimization Techniques
Date/Time	Monday, 1 July 2019 / 17:15 – 18:15 hrs
Organizers/Moderators	M.Shafique (<i>TU Wien</i>) P.Kindt (<i>TU Munich</i>)

- S5.1 Resiliency Demands on Next Generation Critical Embedded Systems** 135
Jacob A. Abraham
- S5.2 Studying Aging and Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores** 139
Florian Kriebel, Semeen Rehman and Muhammad Shafique
- S5.3 Bayesian Models for Early Cross-layer Reliability Analysis and Design Space Exploration** 143
Alessandro Vallerio, Alessandro Savino, Alberto Carelli and Stefano Di Carlo
- S5.4 Energy-Efficient Resilience for On-Chip Systems** N/A
A.Garcia-Ortiz

Special Session S6	Hardware Security for Emerging Applications
Date/Time	Tuesday, 2 July 2019 / 08:30 – 09:30 hrs
Organizers/Moderators	M.Maniatakos (<i>NUYAD</i>) R.Karri (<i>NYU</i>)

- S6.1 3D Integration: Another Dimension Toward Hardware Security** 147
Johann Knechtel, Satwik Patnaik and Ozgur Sinanoglu
- S6.2 Can Multi-Layer Microfluidic Design Methods Aid Bio-Intellectual Property Protection?** 151
Mohammed Shayan, Sukanta Bhattacharjee, Yong-Ak Song, Krishnendu Chakrabarty and Ramesh Karri
- S6.3 JTAG: A Multifaceted Tool for Cyber Security** 155
Prashant Hari Narayan Rajput and Michail Maniatakos

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Special Session S7	Memristors: The Missing Applications Found
Date/Time	Tuesday, 2 July 2019 / 08:30 – 09:30 hrs
Organizers/Moderators	M.Ottavi (<i>U Rome Tor Vergata</i>) A.Jabir (<i>Oxford Brookes U</i>)

- S7 The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors** 159
Marco Ottavi, Vishal Gupta, Saurabh Khandelwal, Shahar Kvatinsky, Jimson Mathew, Eugenio Martinelli and Abusaleh Jabir

Session 6	Error Correcting Codes
Date/Time	Tuesday, 2 July 2019 / 09:45 – 10:45 hrs
Moderator	N.Foutris (<i>U Manchester</i>)

- 6.1 Efficient Concurrent Error Detection for SEC-DAEC Encoders** 165
Jiaqiang Li, Pedro Reviriego, Costas Argyrides and Liyi Xiao
- 6.2 A New DEC/TED Code for Fast Correction of 2-bit-errors** 171
Paul-Patrick Nordmann and Michael Goessel
- 6.3 A Vulnerability Factor for ECC-protected Memory** 176
Luc Jaulmes, Miquel Moretó, Mateo Valero and Marc Casas

Session 7	Attacks
Date/Time	Tuesday, 2 July 2019 / 09:45 – 10:45 hrs
Moderator	R.Canal (<i>UPC</i>)

- 7.1 QuSecNets: Quantization-based Defense Mechanism for Securing Deep Neural Network against Adversarial Attacks** 182
Faiq Khalid, Hassan Ali, Hammad Tariq, Muhammad Abdullah Hanif, Semeen Rehman, Rehan Ahmed and Muhammad Shafique
- 7.2 TrISec: Training Data-Unaware Imperceptible Security Attacks on Deep Neural Networks** 188
Faiq Khalid, Muhammad Abdullah Hanif, Semeen Rehman, Rehan Ahmed and Muhammad Shafique
- 7.3 LED Alert: Supply Chain Threats for Stealthy Data Exfiltration in Industrial Control Systems** 194
Dimitrios Tychalas, Anastasis Keliris and Michail Maniatakos

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Special Session S8	Cost-Effective Resilience-II: Reliable Edge Computing	
Date/Time	Tuesday, 2 July 2019 / 11:15 – 12:15 hrs	
Organizer/Moderator	M.Shafique (<i>TU Wien</i>)	
S8.1	Reliability-Aware Task Allocation Latency Optimization in Edge Computing <i>Andreas Kouloumpiris, Maria K. Michael and Theocharis Theocharides</i>	200
S8.2	Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems <i>Vijeta Rathore, Vivek Chaturvedi, Amit K. Singh, Thambipillai Srikanthan and Muhammad Shafique</i>	204
S8.3	Power-aware Reliable Communication for the IoT <i>Philipp H. Kindt and Samarjit Chakraborty</i>	208
Special Session S9	Advance Radiation-Hard Circuits and Systems - Design and Implementation	
Date/Time	Tuesday, 2 July 2019 / 15:00 – 16:00 hrs	
Organizer/Moderator	Z.Stamenkovic, M.Krstic (<i>IHP</i>)	
S9.1	Characterization and Modeling of SET Generation Effects in CMOS Standard Logic Cells <i>Marko Andjelkovic, Yuanqing Li, Zoran Stamenkovic, Milos Krstic and Rolf Kraemer</i>	212
S9.2	Recipes to Build-up a Rad-hard CMOS Memory <i>Cristiano Calligaro and Umberto Gatti</i>	216
S9.3	A Radiation Tolerant 10/100 Ethernet Transceiver for Space Applications <i>Anselm Breitenreiter, Jesús López, Pedro Reviriego, Milos Krstic, Úrsula Gutierrez, Manuel Sánchez-Renedo and Daniel González</i>	220
Special Session S10	Design for Robustness vs Design for Low Power	
Date/Time	Wednesday, 3 July 2019 / 08:30 – 09:30 hrs	
Organizer/Moderator	P.Girard (<i>LIRMM</i>)	
S10.1	Energy-quality Scaling Beyond Conventional Variation-aware Digital Design for Continued Energy Scaling <i>M.Alioto</i>	N/A
S10.2	Meeting the Conflicting Goals of Low-Power and Resiliency Using Emerging Memories <i>Karthikeyan Nagarajan, Mohammad Nasim Imtiaz Khan, Sina Sayyah Ensan, Abdullah Ash-Saki and Swaroop Ghosh</i>	224
S10.3	Variation-Resilient Design Techniques for Energy-Constrained Systems <i>Bing-Chen Wu and Tsung-Te Liu</i>	228

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Session 8	Posters	
Date/Time	Wednesday, 3 July 2019 / 09:30 – 10:30 hrs	
8.1	A Test Generation Method based on k-Cycle Testing for Finite State Machines <i>Yuya Kinoshita, Toshinori Hosokawa and Hideo Fujiwara</i>	232
8.2	Total Ionizing Dose Effects by Alpha Irradiation on Circuit Performance and SEU Tolerance in thin BOX FDSOI Process <i>Takashi Yoshida, Kazutoshi Kobayashi and Jun Furuta</i>	236
8.3	PASCAL: Timing SCA Resistant Design and Verification Flow <i>Xinhui Lai, Maksim Jenihhin, Jaan Raik and Kolin Paul</i>	239
8.4	Error Correction Coding of Stochastic Numbers Using BER Measurement <i>Ryota Ishikawa, Masashi Tawada, Masao Yanagisawa and Nozomu Togawa</i>	243
8.5	Control Loop of Image Correction based on Detection and Self-Healing of Defective Pixels <i>Ghislain Takam Tchendjou and Emmanuel Simeu</i>	247
8.6	Securing Scan through Plain-text Restriction <i>Satyadev Ahlawat, Kailash Ahirwar, Jaynarayan Tudu, Masahiro Fujita and Virendra Singh</i>	251
8.7	A Novel Simulation-Based Approach for ISO 26262 Hazard Analysis and Risk Assessment <i>J. Sini, M. Violante, V. Dodde, R. Gnanih and L. Pecorella</i>	253
8.8	Efficient Methodology for ISO26262 Functional Safety Verification <i>Felipe Augusto da Silva, Ahmet Cagri Bagbaba, Said Hamdioui and Christian Sauer</i>	255

Session 9	Aging/Wearout	
Date/Time	Wednesday, 3 July 2019 / 10:30 – 11:30 hrs	
Moderator	B Becker (<i>U Freiburg</i>)	
9.1	Identification of Failure Modes for Circuit Samples with Confounded Causes of Failure <i>Shu-han Hsu, Ying-Yuan Huang, Kexin Yang and Linda Milor</i>	257
9.2	ICE-RADAR: In-situ, Cost-Effective Razor Flip-Flop Deployment for Aging Resilience <i>Kai-Chiang Wu, Wei-Tao Huang and Chiao-Yang Huang</i>	263
9.3	Estimation of Oxide Breakdown Effects by Fault Injection <i>Chiara Sandionigi and Olivier Heron</i>	269

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Session 10	Power Issues	
Date/Time	Wednesday, 3 July 2019 / 10:30 – 11:30 hrs	
Moderator	C.Lopez Ongil (<i>UC3M</i>)	
10.1	Run-time Detection and Mitigation of Power-Noise Viruses <i>Vasileios Tenentes, Shidhartha Das, Daniele Rossi and Bashir M. Al-Hashimi</i>	275
10.2	Analysis on Retention Time and Adaptive Refresh in Embedded DRAMs with Aging Benefits <i>Abdessamad Najdi, Daniele Rossi and Vasileios Tenentes</i>	281
10.3	iATPG: Instruction-level Automatic Test Program Generation for Vulnerabilities under DVFS attack <i>Kuozhong Zhang, Junying Huang, Jing Ye, Xiaochun Ye, Da Wang, Dongrui Fan, Huawei Li, Xiaowei Li and Zhimin Zhang</i>	287
Session 11	Timing Issues	
Date/Time	Wednesday, 3 July 2019 / 11:45 – 12:45 hrs	
Moderator	Y.Tsiatouhas (<i>U Ioannina</i>)	
11.1	A Controller Augmentation Method to Improve Transition Fault Coverage for RTL Data-Paths <i>Yuki Takeuchi, Toshinori Hosokawa, Hiroshi Yamazaki and Masayoshi Yoshimura</i>	293
11.2	Application Specific True Critical Paths Identification in Sequential Circuits <i>Lembit Jürimägi, Raimund Ubar, Maksim Jenihhin, Jaan Raik, Sergei Devadze and Adeboye Stephen Oyeniran</i>	299
11.3	Compact Modeling of NBTI Replicating AC Stress / Recovery from a Single-shot Long-term DC Measurement <i>Takumi Hosaka, Shinichi Nishizawa, Ryo Kishida, Takashi Matsumoto and Kazutoshi Kobayashi</i>	305
Session 12	Error and Attack Detection	
Date/Time	Wednesday, 3 July 2019 / 11:45 – 12:45 hrs	
Moderator	A.Hatzopoulos (<i>Aristotle U Thessaloniki</i>)	
12.1	Detecting Errors in Convolutional Neural Networks Using Inter Frame Spatio-Temporal Correlation <i>Lucas Klein Draghetti, Fernando Fernandes dos Santos, Luigi Carro and Paolo Rech</i>	310
12.2	Hierarchical Check Based Detection and Diagnosis of Sensor-Actuator Malfunction in Autonomous Systems: A Quadcopter Study <i>Md Imran Momtaz and Abhijit Chatterjee</i>	316
12.3	Dual Detection of Heating and Photocurrent attacks (DDHP) Sensor using Hybrid CMOS/STT-MRAM <i>M. Kharbouche-Harrari, R. Wacquez, G. Di Pendina, J.-M. Dutertre, J. Postel-Pellerin, D. Aboukassimi and J.-M. Portal</i>	322