

2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED 2019)

**Lausanne, Switzerland
29 – 31 July 2019**



**IEEE Catalog Number: CFP19LOW-POD
ISBN: 978-1-7281-2955-6**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19LOW-POD
ISBN (Print-On-Demand):	978-1-7281-2955-6
ISBN (Online):	978-1-7281-2954-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

ENHANCED 3D IMPLEMENTATION OF AN ARM® CORTEX®-A MICROPROCESSOR	1
<i>Xiaoqing Xu ; Mudit Bhargava ; Steve Moore ; Saurabh Sinha ; Brian Cline</i>	
SHRIMP: EFFICIENT INSTRUCTION DELIVERY WITH DOMAIN WALL MEMORY	7
<i>Joonas Multanen ; Pekka Jääskeläinen ; Asif Ali Khan ; Fazal Hameed ; Jeronimo Castrillon</i>	
3DTUBE: A DESIGN FRAMEWORK FOR HIGH-VARIATION CARBON NANOTUBE-BASED TRANSISTOR TECHNOLOGY	13
<i>Aporva Amarnath ; Javad Bagherzadeh ; Jielun Tan ; Ronald G. Drestlinski</i>	
TIP: A TEMPERATURE EFFECT INVERSION-AWARE ULTRA-LOW POWER SYSTEM-ON-CHIP PLATFORM	19
<i>Kyuseung Han ; Sukho Lee ; Jae-Jin Lee ; Woojoo Lee ; Massoud Pedram</i>	
MUFFIN: MINIMALLY-BUFFERED ZERO-DELAY POWER-GATING TECHNIQUE IN ON-CHIP ROUTERS	25
<i>Hossein Farrokhbakht ; Hadi Mardani Kamali ; Natalie Enright Jerger</i>	
MIXNET: AN ENERGY-SCALABLE AND COMPUTATIONALLY LIGHTWEIGHT DEEP LEARNING ACCELERATOR	31
<i>Sangwoo Jung ; Seungsik Moon ; Youngjoo Lee ; Jaeha Kung</i>	
COMPHD: EFFICIENT HYPERDIMENSIONAL COMPUTING USING MODEL COMPRESSION	37
<i>Justin Morris ; Mohsen Imani ; Samuel Bosch ; Anthony Thomas ; Helen Shu ; Tajana Rosing</i>	
FLASH: CONTENT-BASED POWER-SAVING DESIGN FOR SCROLLING OPERATIONS IN BROWSER APPLICATIONS ON MOBILE OLED DEVICES	43
<i>Hao-Chun Chang ; Yu-Chieh Yang ; Liang-Yan Yu ; Chun-Han Lin</i>	
FPGA-BASED ACCELERATION OF BINARY NEURAL NETWORK TRAINING WITH MINIMIZED OFF-CHIP MEMORY ACCESS	49
<i>Pavan Kumar Chundi ; Peiye Liu ; Sangsu Park ; Seho Lee ; Mingoo Seok</i>	
TEA-DNN: THE QUEST FOR TIME-ENERGY-ACCURACY CO-OPTIMIZED DEEP NEURAL NETWORKS	55
<i>Lile Cai ; Anne-Maëlle Barneche ; Arthur Herbout ; Chuan Sheng Foo ; Jie Lin ; Vijay Ramaseshan Chandrasekhar ; Mohamed M. Sabry Aly</i>	
RETHINKING LAST-LEVEL-CACHE WRITE-BACK STRATEGY FOR MLC STT-RAM MAIN MEMORY WITH ASYMMETRIC WRITE ENERGY	61
<i>Yu-Pei Liang ; Tseng-Yi Chen ; Yuan-Hao Chang ; Shuo-Han Chen ; Pei-Yu Chen ; Wei-Kuan Shih</i>	
ENERGY-AUTONOMOUS MCU OPERATING IN SUB-VT REGIME WITH TIGHTLY-INTEGRATED ENERGY-HARVESTER : A SOC FOR IOT SMART NODES CONTAINING A MCU WITH MINIMUM-ENERGY POINT OF 2.9PJ/CYCLE AND A HARVESTER WITH OUTPUT POWER RANGE FROM SUB-μW TO 4.32MW	67
<i>J. Deng ; J-L Nagel ; L. Zahnd ; M. Pons ; D. Ruffieux ; C. Arm ; P. Persechini ; S. Emery</i>	
IMPROVING ENERGY EFFICIENCY BY MEMOIZING DATA ACCESS INFORMATION	71
<i>Michael Stokes ; Ryan Baird ; Zhaoxiang Jin ; David Whalley ; Soner Onder</i>	
BOTTLENET: A DEEP LEARNING ARCHITECTURE FOR INTELLIGENT MOBILE CLOUD COMPUTING SERVICES	77
<i>Amir Erfan Eshratifar ; Amirhossein Esmaili ; Massoud Pedram</i>	
SECO: A SCALABLE ACCURACY APPROXIMATE EXPONENTIAL FUNCTION VIA CROSS-LAYER OPTIMIZATION	83
<i>Di Wu ; Tianen Chen ; Chienfu Chen ; Oghenefego Ahia ; Joshua San Miguel ; Mikko Lipasti ; Younghyun Kim</i>	
HR³AM: A HEAT RESILIENT DESIGN FOR RRAM-BASED NEUROMORPHIC COMPUTING	89
<i>Xiao Liu ; Mingxuan Zhou ; Tajana S. Rosing ; Jishen Zhao</i>	
COMPARATIVE EVALUATION OF BODY BIASING AND VOLTAGE SCALING FOR LOW-POWER DESIGN ON 28NM UTBB FD-SOI TECHNOLOGY	95
<i>Ricardo Gomez Gomez ; Edwige Bano ; Sylvain Clerc</i>	
VCAM: VARIATION COMPENSATION THROUGH ACTIVATION MATCHING FOR ANALOG BINARIZED NEURAL NETWORKS	101
<i>Jaehyun Kim ; Cha Eun Lee ; Jihun Kim ; Yumin Kim ; Cheol Seong Hwang ; Kiyoun Choi</i>	
AUTONOMOUS I/O FOR INTERMITTENT IOT SYSTEMS	107
<i>Yu-Chen Lin ; Pi-Cheng Hsiu ; Tei-Wei Kuo</i>	
MESSAGEFUSION: ON-PATH MESSAGE COALESCING FOR ENERGY EFFICIENT AND SCALABLE GRAPH ANALYTICS	113
<i>Leul Belayneh ; Abraham Addisie ; Valeria Bertacco</i>	

ADDRESSING TEMPORAL VARIATIONS IN QUBIT QUALITY METRICS FOR PARAMETERIZED QUANTUM CIRCUITS	119
<i>Mahabubul Alam ; Abdullah Ash-Saki ; Swaroop Ghosh</i>	
A 65NM SWITCHED SOURCE LINE SUB-THRESHOLD ROM USING DATA ENCODING, WITH 0.3V V_{MIN} AND 47FJ/B ACCESS ENERGY	125
<i>Supreet Jeloka ; Pranay Prabhat ; Graham Knight ; James Myers</i>	
ON TRADE-OFF BETWEEN STATIC AND DYNAMIC POWER CONSUMPTION IN NOC POWER GATING	131
<i>Di Zhu ; Yunfan Li ; Lizhong Chen</i>	
TEMPERATURE-AWARE ADAPTIVE VM ALLOCATION IN HETEROGENEOUS DATA CENTERS	137
<i>Young Geun Kim ; Jeong In Kim ; Seung Hun Choi ; Seon Young Kim ; Sung Woo Chung</i>	
A LOW-ENERGY INDUCTIVE TRANSCEIVER USING SPIKE-LATENCY ENCODING FOR WIRELESS 3D INTEGRATION	143
<i>Benjamin J. Fletcher ; Shidhartha Das ; Terrence Mak</i>	
BALANCING MEMORY ACCESSES FOR ENERGY-EFFICIENT GRAPH ANALYTICS ACCELERATORS	149
<i>Mingyu Yan ; Xing Hu ; Shuangchen Li ; Itir Akgun ; Han Li ; Xin Ma ; Lei Deng ; Xiaochun Ye ; Zhimin Zhang ; Dongrui Fan ; Yuan Xie</i>	
RAPID: A RERAM PROCESSING IN-MEMORY ARCHITECTURE FOR DNA SEQUENCE ALIGNMENT	155
<i>Saransh Gupta ; Mohsen Imani ; Behnam Khaleghi ; Venkatesh Kumar ; Tajana Rosing</i>	
POWER DELIVERY RESONANT VIRUS: CONCEPT AND APPLICATIONS	161
<i>Tianhao Shen ; Di Gao ; Yiyu Shi ; Cheng Zhuo</i>	
A LOGIC COMPATIBLE 4T DUAL EMBEDDED DRAM ARRAY FOR IN-MEMORY COMPUTATION OF DEEP NEURAL NETWORKS	167
<i>Taegeun Yoo ; Hyunjoon Kim ; Qian Chen ; Tony Tae-Hyoung Kim ; Bongjin Kim</i>	
A COMPACT SELF-CAPACITANCE SENSING ANALOG FRONT-END FOR A TOUCH DETECTION IN LOW-POWER MODE	173
<i>Jiheon Park ; Young-Ha Hwang ; Jonghyun Oh ; Yoonho Song ; Jun-Eun Park ; Deog-Kyoon Jeong</i>	
NCFET-AWARE VOLTAGE SCALING	179
<i>Sami Salamin ; Martin Rapp ; Hussam Amrouch ; Girish Pahwa ; Yogesh Chauhan ; Jörg Henkel</i>	
CNN-BASED CAMERA-LESS USER ATTENTION DETECTION FOR SMARTPHONE POWER MANAGEMENT	185
<i>Daniele Jahier Pagliari ; Matteo Ansaldi ; Enrico Macii ; Massimo Poncino</i>	
DYNAMIC SPIKE BUNDLING FOR ENERGY-EFFICIENT SPIKING NEURAL NETWORKS	191
<i>Sarada Krithivasan ; Sanchari Sen ; Swagath Venkataramani ; Anand Raghunathan</i>	
SIMILARITY-BASED LSTM ARCHITECTURE FOR ENERGY-EFFICIENT EDGE-LEVEL SPEECH RECOGNITION	197
<i>Junseo Jo ; Jaeha Kung ; Sunggu Lee ; Youngjoo Lee</i>	
EXPLORING THE RELATION BETWEEN MONOLITHIC 3D L1 GPU CACHE CAPACITY AND WARP SCHEDULING EFFICIENCY	203
<i>Cong Thuan Do ; Young-Ho Gong ; Cheol Hong Kim ; Seon Wook Kim ; Sung Woo Chung</i>	
AN AUTOMATED APPROXIMATION METHODOLOGY FOR ARITHMETIC CIRCUITS	209
<i>Sayandip De ; Jos Huisken ; Henk Corporaal</i>	
A PROBABILISTIC APPROACH TO ENERGY-CONSTRAINED MIXED-CRITICALITY SYSTEMS	215
<i>Federico Reghenzani ; Giuseppe Massari ; William Fornaciari</i>	
AN ENERGY-EFFICIENT ON-CHIP LEARNING ARCHITECTURE FOR STDP BASED SPARSE CODING	221
<i>Heetak Kim ; Hoyoung Tang ; Jongsun Park</i>	
A PULSE-WIDTH MODULATED COCHLEAR IMPLANT INTERFACE ELECTRONICS WITH 513 μW POWER CONSUMPTION	227
<i>Halil Andaç Yiğit ; Hasan Uluşan ; Muhammed Berat Yuksel ; Salar Chamanian ; Berkay Çiftci ; Aziz Koyuncuoğlu ; Ali Muhtaroğlu ; Haluk Külah</i>	
TOWARDS A COMPLETE METHODOLOGY FOR SYNTHESIZING BUNDLED-DATA ASYNCHRONOUS CIRCUITS ON FPGAS	232
<i>Kshitij Bhardwaj ; Paolo Mantovani ; Luca P. Carloni ; Steven M. Nowick</i>	
COMPRESSING SPARSE TERNARY WEIGHT CONVOLUTIONAL NEURAL NETWORKS FOR EFFICIENT HARDWARE ACCELERATION	238
<i>Hyeonwook Wi ; Hyeonuk Kim ; Seungkyu Choi ; Lee-Sup Kim</i>	

BATTERY-AWARE ELECTRIC TRUCK DELIVERY ROUTE PLANNER	244
<i>Donkyu Baek ; Yukai Chen ; Enrico Macii ; Massimo Poncino ; Naehyuck Chang</i>	
AN ULTRA-EFFICIENT MEMRISTOR-BASED DNN FRAMEWORK WITH STRUCTURED WEIGHT PRUNING AND QUANTIZATION USING ADMM	250
<i>Geng Yuan ; Xiaolong Ma ; Caiwen Ding ; Sheng Lin ; Tianyun Zhang ; Zeinab S. Jalali ; Yilong Zhao ; Li Jiang ; Sucheta Soundarajan ; Yanzhi Wang</i>	
ROBUST LOW POWER CLOCK SYNCHRONIZATION FOR MULTI-DIE SYSTEMS	256
<i>Ragh Kuttappa ; Baris Taskin ; Scott Lerner ; Vasil Pano ; Ioannis Savidis</i>	
MEMGANS: MEMORY MANAGEMENT FOR ENERGY-EFFICIENT ACCELERATION OF COMPLEX COMPUTATIONS IN HARDWARE ARCHITECTURES FOR GENERATIVE ADVERSARIAL NETWORKS	262
<i>Muhammad Abdullah Hanif ; Muhammad Zuhaib Akbar ; Rehan Ahmed ; Semeen Rehman ; Axel Jantsch ; Muhammad Shafique</i>	
A DESIGN FRAMEWORK FOR THERMAL-AWARE POWER DELIVERY NETWORK IN 3D MPSOCS WITH INTEGRATED FLOW CELL ARRAYS	268
<i>Halima Najibi ; Alexandre Levisse ; Marina Zapater</i>	
SHINE: A NOVEL SHA-3 IMPLEMENTATION USING RERAM-BASED IN-MEMORY COMPUTING	274
<i>Karthikeyan Nagarajan ; Sina Sayyah Ensan ; Mohammad Nasim Imtiaz Khan ; Swaroop Ghosh ; Anupam Chattopadhyay</i>	
TIER PARTITIONING AND FLIP-FLOP RELOCATION METHODS FOR CLOCK TREES IN MONOLITHIC 3D ICs	280
<i>Da Eun Shim ; Sai Pentapati ; Jeehyun Lee ; Yun Seop Yu ; Sung Kyu Lim</i>	
A²M: APPROXIMATE ALGEBRAIC MEMORY USING POLYNOMIALS RINGS	286
<i>Dong Kai Wang ; Nam Sung Kim</i>	
K-NEAREST NEIGHBOR HARDWARE ACCELERATOR USING IN-MEMORY COMPUTING SRAM	292
<i>Jyotishman Saikia ; Shihui Yin ; Zhewei Jiang ; Mingoo Seok ; Jae-sun Seo</i>	
MODELING AND OPTIMIZATION OF CHIP COOLING WITH TWO-PHASE VAPOR CHAMBERS	298
<i>Zihao Yuan ; Geoffrey Vaartstra ; Prachi Shukla ; Sherief Reda ; Evelyn Wang ; Ayse K. Coskun</i>	
NON-VOLATILE MEMORY UTILIZING RECONFIGURABLE FERROELECTRIC TRANSISTORS TO ENABLE DIFFERENTIAL READ AND ENERGY-EFFICIENT IN-MEMORY COMPUTATION	304
<i>Sandeep Krishna Thirumala ; Shubham Jain ; Anand Raghunathan ; Sumeet Kumar Gupta</i>	
AUTOMATIC GDSII GENERATOR FOR ON-CHIP VOLTAGE REGULATOR FOR EASY INTEGRATION IN DIGITAL SOCS	310
<i>Venkata Chaitanya Krishna Chekuri ; Nihar Dasari ; Arvind Singh ; Saibal Mukhopadhyay</i>	
LOCAL LEARNING IN RRAM NEURAL NETWORKS WITH SPARSE DIRECT FEEDBACK ALIGNMENT	316
<i>Brian Crafton ; Matt West ; Padip Basnet ; Eric Vogel ; Arijit Raychowdhury</i>	
A LOW-POWER AND LOW-NOISE 20:1 SERIALIZER WITH TWO CALIBRATION LOOPS IN 55-NM CMOS	322
<i>Yong-Un Jeong ; Joo-Hyung Chae ; Sungphil Choi ; Jaekwang Yun ; Shin-Hyun Jeong ; Suhwan Kim</i>	
CONCURRENT MULTIPOINT-TO-MULTIPOINT COMMUNICATION ON INTERPOSER CHANNELS	328
<i>Lejie Lu ; Richard Afoakwa ; Michael Huang ; Hui Wu</i>	
A SOUND ACTIVITY DETECTOR EMBEDDED LOW-POWER MEMS MICROPHONE READOUT INTERFACE FOR SPEECH RECOGNITION	334
<i>Youngtae Yang ; Jun Soo Cho ; Byunggyu Lee ; Suhwan Kim</i>	
Author Index	