# 2019 MIXDES – 26th International Conference "Mixed Design of Integrated Circuits and Systems"

Rzeszow, Poland 27 – 29 June 2019



IEEE Catalog Number: ISBN:

CFP19MIX-POD 978-1-7281-3408-6 Copyright © 2019, Department of Microelectronics and Computer Science, Lodz University of Technology, Poland All Rights Reserved

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP19MIX-POD
ISBN (Print-On-Demand):	978-1-7281-3408-6
ISBN (Online):	978-83-63578-15-2

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc		
57 Morehouse Lane		
Red Hook, NY 12571 USA		
Phone:	(845) 758-0400	
Fax:	(845) 758-2633	
E-mail:	curran@proceedings.com	
Web:	www.proceedings.com	



# **Table of Contents**

Preface	\$
Table of Contents	,
General Invited Papers	
A Review on Quantum Computing: From Qubits to Front-end Electronics and Cryogenic MOSFET Physics	)
Advanced MOS Device Technology for Low Power Logic LSI	;
Terahertz Technologies and Applications 34   T. Skotnicki (Inst. of High Pressure Physics PAS and Warsaw Univ. of Techn., Poland), W. Knap (Inst. of High Pressure Physics PAS, Poland and Montpellier University and CNRS, France)	r
Towards Energy-autonomous Integrated Systems Through Ultra-Iow Voltage Analog IC Design	\$
What is Killing Moore's Law? Challenges in Advanced FinFET Technology Integration 46   A. Malinowski, J. Chen, S.K. Mishra, S. Samavedam, D.K. Sohn (GLOBALFOUNDRIES, USA)	)
Yield and Reliability Challenges at 7nm and Below	!

# S1 Compact Modeling for Nanoelectronics

I

Low Power Design From Moore to Al for nm Era (Invited Paper)	Э
The Need of Simulation Methodologies for Active Semiconductor Devices in MEMS (Invited Paper)	5
Analytical Model for Threshold-Voltage Shift in Submicron Staggered Organic Thin-Film Transistors	1
Characterization of the Charge-Trap Dynamics in Organic Thin-Film Transistors	ô
Closed-Form Modeling Approach of Trap-Assisted Tunneling Current for Use in Compact TFET Models	1
Current vs Substrate Bias Characteristics of MOSFETs as a Tool for Parameter Extraction	7
FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD) 92   M. Brinson (London Metropolitan Univ., UK)	2

## S2 Large Scale Research Facilities

FPGA-based Data Processing in the Neutron-Sensitive Beam Loss Monitoring System for the ESS Linac	. 101
G. Jabłoński (Lodz Univ. of Techn., Poland), I. Dolenc Kittelmann (European Spallation Source, Sweden), W. Jałmużna, R. Kiełbik, W. Cichalewski (Lodz Univ. of Techn., Poland), K. Rosengren, T. Shea, F. dos Santos Alves, V. Grishin (European Spallation Source, Sweden), L. Segui, T. Papaevangelou (IRFU, CEA, Universite Paris-Saclay, France), C. Zamantzas (CERN, Switzerland)	
Upgrade of the Arc Interconnection Verification system for the Large Hadron Collider	. 106
M. Bednarski, P. Jurkiewicz, J. Ludwin, D. Wojas (Inst. of Nuclear Physics PAS, Poland), M. Bednarek, G. D'Angelo	
(CERN, Switzerland)	

#### S3 Intelligent Distributed Systems

#### 1 Design of Integrated Circuits and Microsystems

A 130 nm CMOS Passive Mixer Utilizing Positive-Negative Feedback as the Input Transconductance
A 4.5 fJ/Conversion-step 10-bit 0.6V Asynchronous SAR ADC for Battery-free Miniature Sensor Nodes in 65nm CMOS
A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC
A Dual Feedback Wideband Differential Low Noise Amplifier in 130 nm CMOS Process
A Fast-Lock, Low Jitter, High-Speed Half-Rate CDR Architecture with a Composite Phase Detector (CPD)
A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
A Low Power, Low Chip Area, Two-stage Current-mode DAC Implemented in CMOS 130 nm Technology
A New High-speed and Low Area Efficient Pipelined 128-bit Adder Based on Modified Carry Look-ahead Merging with Han-Carlson Tree Method
A New Very High-speed True 7-3 Compressor
A Simple Ultra-low Power Opamp in 22 nm FDSOI
A Wide Band Fractional-N Synthesizer in 0.18um CMOS Process

Application of Offset Trimming Circuit for Reducing the Impact of Parasitics in Capacitive Sensor Readout Circuit
Area Efficient High-voltage Charge Pump for Double Backplate MEMS Microphone 182   L. Zou (TDK Electronics AG, Denmark), T. Hanzlik (TDK Poland, Poland), G. Rocca (TDK Electronics AG, Denmark)
Continuous-Time Discriminator Designin in CMOS 28 nm Process
Cryptographic Coprocessor with Modular Architecture for Research and Development of Countermeasures Against Power-Based Side-Channel Attacks
DC/DC Buck Converter with Build-in Tuned Sawtooth Wave Generator Using CMOS Technology
Decreasing Number of LUTs for Moore FSMs
Design and Verification Environment for RISC-V Processor Cores
Design of an Energy-Efficient Current-to-Frequency Converter for a Wearable Sensor Platform
Flexible HLS-Based Implementation of the Karatsuba Multiplier Targeting Homomorphic Encryption Schemes 215   M. Foster, M. Łukowiak, S. Radziszowski (Rochester Inst. of Techn., USA)
Highly Linear 4-bit Flash ADC Implemented in 22 nm FD-SOI Process 221   Z. Jaworski (Warsaw Univ. of Techn., Poland)
Implementation and Comparison of SPA and DPA Countermeasures for Elliptic Curve Point Multiplication
Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic 231   K. Rudnicki (Brightelligence Inc., UK), T. Stefanski (Gdansk Univ. of Techn., Poland)
Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques
Lab-chip Diagnostic Device for the Rainwater Monitoring System in Wireless Sensors Network
Linear and Non-linear Decomposition of Index Generation Functions 246   T. Mazurkiewicz (Military Univ. of Techn., Poland), T. Łuba (Warsaw School of Computer Science, Poland)
Non-disjoint Decomposition Using r-admissibility and Graph Coloring and Its Application in Index Generation Functions Minimization 252 T. Mazurkiewicz (Military Univ. of Techn., Poland), T. Łuba (Warsaw School of Computer Science, Poland)
Reducing the Bipolar Junction Transistor Vbe Non-Linearity
Retargeting the MIPS-II CPU Core to the RISC-V Architecture 261   S. Cieślak, A. Oleksiak, K. Marcinek, W. Pleskacz (Warsaw Univ. of Techn., Poland)
Trade-offs and Other Challenges in CMOS Implementation of Parallel FIR Filters

## 2 Thermal Issues in Microelectronics

Investigations of Influence of Properties of PCB on Thermal and Optical Parameters of the LED Module	273
Modelling a Half-bridge DC-DC Converter Including the IGBT Module with Thermal Phenomena Taken into Account	278
Thermal Characterisation of Color Power LEDs	283
Using Compact Thermal Modelling for the Investigation of a Cooling System Dysfunction Applied to a Power Module with Double Sided Cooling	287

## 3 Analysis and Modelling of ICs and Microsystems

A Delta-Sigma Modulator with UPWM Quantizer for Digital Audio Class-D Amplifier	3
Development of SiC MOSFET Electrical Model and Experimental Validation: Improvement and Reduction of Parameter Number	8
Energy Harvesting System Model Based on Reverse Electrowetting	2
Forward and Reverse Operation of Enclosed-gate MOSFETs and Sensitivity to High Total Ionizing Dose	6
Fractional Order Circuit Elements Derived from Electromagnetism	0
Multiconductor Transmission Line System with Stochastically Affected Boundary Conditions 316   L. Brancik, E. Kolarova (Brno Univ. of Techn., Czech Republic)	6
Semiconductor Device Parameter Extraction Based on I-V Measurements and Simulation	1
Simple Chaotic Oscillator with Filtering Passive Two-port Having Fractional-order Segments	7
THz Response of a JLFET Detector - Interpretation by a Resistive Mixing Theory 333   D. Tomaszewski, M. Zaborowski, J. Marczewski (Łukasiewicz Research Network - ITE, Poland)	3
Testing and Reliability	
Configurable MBIST Processor for Embedded Memories Testing	1

A. Wojciechowski (Warsaw Univ. of Techn., Poland), K. Marcinek (Warsaw Univ. of Techn. and ChipCraft, Poland), W. Pleskacz (Warsaw Univ. of Techn., Poland)	
Detecting PCB Assembly Defects Using Infrared Thermal Signatures	. 345
Estimation of the Operating Range of Automotive Key Fobs during a Radiated Emissions Test under a Low Frequency Band	. 350
High-Level Functional Test Generation for Microprocessor Modules	. 356

A. Oyeniran, R. Ubar (Tallinn Univ. of Techn., Estonia)

4

## 5 Signal Processing

Novel Design Solution of Reconnection-less Electronically Reconfigurable Filter	365
Software Tool for FAM-based Modeling and Simulation of Fuzzy Systems	370
Stage-oriented, Mixed Design Methodology for Image Processing Using VHDL and Python   M. Chojnacki, P. Sękalski (Lodz Univ. of Techn., Poland)	375
Embedded Systems	
A Human Immunity Inspired Algorithm to Detect Infections in a Computer Program	381
A Low-cost IoT System for Environmental Pollution Monitoring in Developing Countries	386
Implementation of an I2C to Profibus Serial Comunication Interface	390
Low Energy Precise Navigation System for the Blind with Infrared Sensors	394
Minimization of SM-Covers of Petri Net Specifications of Control Systems	398
Medical Applications	
Methods to Assess Self-regulatory Mechanisms of the Cardiovascular System under Simulated Hypergravity Conditions E. Sobotnicka, A. Sobotnicki, M. Czerw, G. Badura (Inst. of Medical Techn. and Equipment, Poland), M. Krej (WIML, Poland), L. Puchalska (Medical Univ. of Warsaw, Poland), K. Kowalczuk, S. Gaździński, Ł. Dziuda (WIML, Poland)	407
New Possibilities for Fetal Monitoring Using Unobtrusive Abdominal Electrocardiography	413
Recognition of Atrial Fibrilation Episodes in Heart Rate Variability Signals Using a Machine Learning Approach	419
Wireless System for Diagnostics of Wound Healing	425
D. Obrębski, M. Zbieć (Łukasiewicz Research Network - ITE, Poland), A. Pepłowski, D. Janczak (Warsaw Univ. of Techn. and Centre for Advanced Materials and Techn., Poland), M. Zych (Warsaw Univ. of Techn., Poland), M. Jakubowska (Warsaw Univ. of Techn. and Centre for Advanced Materials and Techn., Poland)	
Index of Authors	431