

2019 Silicon Nanoelectronics Workshop (SNW 2019)

**Kyoto, Japan
9 – 10 June 2019**



**IEEE Catalog Number: CFP19SNW-POD
ISBN: 978-1-7281-0530-7**

**Copyright © 2019, Japan Society of Applied Physics (JSAP)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19SNW-POD
ISBN (Print-On-Demand):	978-1-7281-0530-7
ISBN (Online):	978-4-86348-701-7
ISSN:	2161-4636

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 Silicon Nanoelectronics Workshop

June 9 – 10, 2019

Rihga Royal Hotel Kyoto, Kyoto, Japan

Table of contents

Sunday, June 9, 2019

8:30 **Opening Remarks** T. Shinada, *Tohoku University*

Session 1: Plenary

8:40 1-1 **[Plenary] Atomic qubits in silicon**, M. Y. Simmons, *University of New South Wales* 1

9:10 1-2 **[Plenary] Ultra-Low Power Brain-Inspired Processors and Neuromorphic Processors with CMOS/MTJ Hybrid technology**, T. Endoh, *Tohoku University* 3

Session 2: Ge Devices and Integration Technologies

9:40 2-1 **The GAAFETs with Five Stacked Ge Nano-sheets Made by 2D Ge/Si Multilayer Epitaxy, Excellent Selective Etching, and Conformal Monolayer Doping**, C.-L. Chu¹, G.-L. Luo¹, K. Wu¹, S.-H. Chen¹, C.-C. Hsu², B.-Y. Chen¹, K.-L. Lin¹, W.-F. Wu¹, and W.-K. Yeh¹, ¹*Taiwan Semiconductor Research Institute*, ²*National Tsing Hua University* 5

10:00 2-2 **Study of Twin Ge FinFET Structure Non-volatile Memory**, C. C. Li¹, M. S. Yeh², Y. J. Lee², and Y. C. Wu¹, ¹*National Tsing Hua University*, ²*Taiwan Semiconductor Research Institute* 7

10:20 2-3 **Germanium Layer Transfer with Low Temperature Direct Bonding and Epitaxial Lift-off Technique for Ge-based monolithic 3D integration**, T. Maeda, H. Ishii, W. H. Chang, T. Irisawa, Y. Kurashima, H. Takagi, and N. Uchida, *AIST* 9

10:40 Break

Session 3: Neural Systems, New Computing and Modeling

11:00 3-1 **[Invited] Temporal feature analysis in brain-inspired neural systems**, T. Fukai^{1,2} and T. Asabuki³, ¹*Okinawa Institute of Science and Technology*, ²*RIKEN*, ³*The University of Tokyo* 11

11:30 3-2 **An Improved Hardware Acceleration Architecture of Binary Neural Network with 1T1R Array Based Forward/Backward Propagation Module**, Y. Zhang, Z. Zhou, P. Huang, M. Fan, R. Han, W. Shen, L. Liu, X. Liu, and J. Kang, *Peking University* 13

11:50 3-3 **A Parallel Bitstream Generator for Stochastic Computing**, Y. Zhang, R. Wang, X. Zhang, Z. Zhang, J. Song, Z. Zhang, Y. Wang, R. Huang, *Peking University* 15

12:10 3-4 **New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework**, Z. Zhang¹, R. Wang¹, C. Chen¹, Q. Huang¹, Y. Wang¹, C. Hu², D. Wu², J. Wang², and Y. Wang¹, ¹*Peking University*, ²*Synopsys* 17

12:30 Lunch

Session 4: Energy Efficient Electronics and Memory

14:00 4-1 **[Invited] Energy Efficient Nanoelectronics**, A. Chen, *IBM Research* 19

14:30 4-2 **Characterization of Chalcogenide Selectors for Crossbar Switch Used in Nonvolatile FPGA**, H. Numata¹, N. Banno¹, K. Okamoto¹, N. Iguchi¹, H. Hada¹, M. Hashimoto², T. Sugibayashi¹, T. Sakamoto¹, and M. Tada¹, ¹*NEC Corp*, ²*Osaka University* 21

14:50 4-3 **Switching Current of Ta₂O₅ Based Resistive Analog Memories**, Y. Li¹, A. Tsurumaki-Fukuchi¹, M. Arita¹, Y. Takahashi¹, and T. Morie², ¹*Hokkaido University*, ²*Kyushu Institute of Technology* 23

15:10 4-4 **Application of Extreme Value Theory to Statistical Analyses of Worst Case SRAM Data Retention Voltage**, T. Mizutani, K. Takeuchi, T. Saraya, M. Kobayashi, and T. Hiramoto, *The University of Tokyo* 25

15:30 Break

Session 5: 3D NAND

15:45 5-1 **Effect of Device Scaling on Lateral Migration Mechanism of Electrons in V-NAND**, C. Woo, S. Kim, J. Park, and H. Shin, *Seoul National University* 27

16:05 5-2 **Error Correction for Read-hot Data in 3D-TLC NAND Flash by Read-disturb Modeled Artificial Neural Network Coupled LDPC ECC**, D. Kojima, T. Nakamura, and K. Takeuchi, *University of Chuo* 29

16:25 5-3 **Less Reliable Page Error Reduction for 3D-TLC NAND Flash Memories with Data Overhead Reduction by 40% and Data-retention Time Increase by 5.0x**, K. Maeda, K. Mizoguchi, and K. Takeuchi, *University of Chuo* 31

Session 6: Posters

16:45–18:30 Starting with short oral presentation (1 min each)

6-1 **Impacts of Remote Coulomb Scattering on Hole Mobility in Si p-MOSFETs at Cryogenic Temperatures**, X. Zhang, P. Chang, G. Du, X. Liu, *Institute of Microelectronics, Peking University* 33

6-2	Structural Design of T-gate, Air-spacer Poly-Si TFTs for RF applications,	35
	Huang, Y.-H. Yeh, H.-C. Lin, and P.-W. Li, <i>National Chiao Tung University</i>	
6-3	Short-channel Effects and Sub-Surface Behavior in Bulk MOSFETs and	37
	Nanoscale DG-SOI-MOSFETs: A TCAD Investigation, A. S. Medury and H.	
	Kansal, <i>Indian Institute of Science Education and Research Bhopal</i>	
6-4	Investigation of Ferroelectric Granularity for Double-Gate Negative-	39
	Capacitance FETs Considering Position and Number Fluctuations, C.-L. Fan,	
	K.-Y. Tseng, Y.-S. Liu, and P. Su, <i>National Chiao Tung University</i>	
6-5	Characterization and Analysis of 5 nm-thick $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ for Negative	41
	Capacitance FinFET, P.-J. Chen ¹ , M.-J. Tsai ¹ , F.-J. Hou ² , and Y.-C. Wu ¹ , ¹ <i>National</i>	
	<i>Tsing Hua University,</i> ² <i>Taiwan Semiconductor Research Institute</i>	
6-6	Reduced RTN Amplitude and Single Trap induced Variation for Ferroelectric	43
	FinFET by Substrate Doping Optimization, Z.-T. Lin, and V. P.-H. Hu, <i>University</i>	
	<i>of National Central</i>	
6-7	Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors,	45
	Teng ^{1,2} , Y.-H. Chen ^{1,2} , N. D. Chien ³ , and C.-H. Shih ¹ , ¹ <i>National Chi Nan University,</i>	
	² <i>National Tsing Hua University,</i> ³ <i>Dalat University</i>	
6-8	Elastic Response of 10-nm Insulator Films Measured by Dynamic Indentation	47
	for Nano-scale Electron Device Fabrication, L. Bolotov, N. Uchida, W. H. Chang,	
	T. Maeda, and S. Migita, <i>AIST</i>	
6-9	ON Current Enhancement by Gate Controlled Strain in The InAs n-Type	49
	Piezoelectric Tunnel FETs, Y. Long ¹ , J. Z. Huang ² , Z. Wei ¹ , J.-Wei Luo ¹ , and X.	
	Jiang ¹ , ¹ <i>Institute of Semiconductors, CAS,</i> ² <i>MaxLinear Inc.</i>	
6-10	Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around	51
	Nanowire Tunnel Field-Effect Transistor, R. Lee ¹ , J. Lee ¹ , S. Kim ² , K. Lee ¹ , S.	
	Kim ¹ , S. Kim ¹ , Y. Choi ¹ , and B.-G. Park ¹ , ¹ <i>Seoul National University,</i> ² <i>Ajou University</i>	
6-11	Withdraw	
6-12	Feasibility of Ge double quantum dots with high symmetry and tunability in	55
	size and inter-dot spacing, K.-P. Peng, T.-L. Huang, T. George, H.-Chih Lin, and	
	P.-W. Li, <i>National Chiao Tung University</i>	
6-13	The Preliminary Investigation of Octrafluorocyclobutane Plasma Jet Etching	57
	of Crystalline Silicon, C. Huang, W.-T. Liu, W.-L. Li, L.-K. Huang, and Y.-A. Chen,	
	<i>Yuan Ze University</i>	
6-14	Metallic Source/Drain Ge-Based Charge-Trapping Memory Cells, Y.-H. Chen ^{1,2} ,	59
	C.-H. Shih ¹ , H.-J. Teng ^{1,2} , and C. Lien ² , ¹ <i>National Chi Nan University,</i> ² <i>National Tsing</i>	
	<i>Hua University</i>	

6-15	Modeling of Lateral Migration Mechanism of Holes in 3D NAND Flash Memory Charge Trap Layer during Retention Operation,	61
	J. Park and H. Shin, <i>Seoul National University</i>	
6-16	Prediction of Characteristics of Future Scaled 3D NAND Flash Memory by Using TCAD and SPICE,	63
	M. Kim and H. Shin, <i>Seoul National University</i>	
6-17	Improved Gradual Reset Phenomenon in SiN_x-based RRAM by Diode-Connected Structure,	65
	M.-H. Kim ¹ , S. Bang ¹ , T.-H. Kim ¹ , D. K. Lee ¹ , S. Kim ² , S. Cho ³ , and B.-G. Park ¹ , ¹ <i>Seoul National University</i> , ² <i>Chungbuk National University</i> , ³ <i>Gachon University</i>	
6-18	Effect of TiO Film Thickness on Resistive Switching Behavior of TiN/TiO_x/HfO₂/Pt RRAM Device,	67
	X. Ding, L. Liu, Y. Feng, and P. Huang, <i>Peking University</i>	
6-19	Comparison of switching characteristics of HfO_x RRAM device with different switching layer thicknesses,	69
	D. K. Lee ¹ , M.-H. Kim ¹ , S. Bang ¹ , T.-H. Kim ¹ , Y.-J. Choi ¹ , S. Kim ² , S. Cho ³ , and B.-G. Park ¹ , ¹ <i>Seoul National University</i> , ² <i>Chungbuk National University</i> , ³ <i>Gachon University</i>	
6-20	Charge Effects on Semiconductor-Metal Phase Transition in Mono-layer MoTe₂,	71
	J. Wu ^{1,2} , X. Ma ^{1,2} , J. Chen ¹ , and X. Jiang ² , ¹ <i>Shandong University</i> , ² <i>Chinese Academy of Science</i>	
6-21	Design of learning circuit for single-electron neural networks	73
	M. Ueno and T. Oya, <i>Yokohama National University</i>	
6-22	Thermal-noise-harnessing single-electron memory pair circuit and its application to full adder circuit with simple structure,	75
	R. Kaide, T. Oya, <i>Yokohama National University</i>	
6-23	Design of multi-layer single-electron information-processing circuit mimicking behavior of bubble film for solving nonlinear problem,	77
	N. Kurata and T. Oya, <i>Yokohama National University</i>	
6-24	Single-electron Information-processing Circuit Mimicking Behavior of Fish Shoals,	79
	H. Yamashita and T. Oya, <i>Yokohama National University</i>	
6-25	A Systematic Model Parameter Extraction using Differential Evolution Searching,	81
	J. Chang, M.-H. Oh ¹ and B.-G. Park, <i>Seoul National University</i>	
6-26	Resonant Photocurrent at 1550 nm in an Erbium Low-Doped Silicon Transistor at Room Temperature,	83
	E. Prati ¹ , M. Celebrano ² , L. Ghirardini ² , M. Finazzi ² , G. Ferrari ² , T. Shinada ³ , K. Gi ⁴ , Y. Chiba ⁴ , A. Abdelghafar ⁴ , M. Yano ⁴ , and T. Tani ⁴ , ¹ <i>Consiglio Nazionale delle Ricerche</i> , ² <i>Politecnico di Milano</i> , ³ <i>Tohoku University</i> , ⁴ <i>Waseda University</i>	
6-27	Evaluation of Photosensitive Performance of Different Structured UTBB MOSFET,	85
	L. Liu, X. Liu, and G. Du, <i>Peking University</i>	

6-28 **Potential of Nano-scale Optical Rotor Based on a pn-Junction Wire**, Y. Omura, 87
Kansai University

Monday, June 10, 2019

Session 7: 2D Materials

- 8:30 7-1 **[Invited] 3D Heterogeneous Integration with 2D Materials**, E. Pop, C. McClellan, 89
C. Bailey, I. Datye, A. Gabourie, R. Grady, K. Schauble, and A. Vaziri, *Stanford University*
- 9:00 7-2 **Comparative study of high-k dielectric on MoS₂ deposited by plasma enhanced ALD**, W. H. Chang¹, N. Okada¹, H. Asai¹, K. Fukuda¹, M. Okada¹, T. Endo², Y. Miyata², and T. Irisawa¹, ¹*AIST*, ²*Tokyo Metropolitan University* 91
- 9:20 7-3 **Atomistic Study of Transport Characteristics in Sub-1nm Ultra-narrow Molybdenum Disulfide (MoS₂) Nanoribbon Field Effect Transistors**, F. Wang^{1,2}, 93
X. Ma^{1,2}, J. Wu^{1,2}, J. Chen¹, and X. Jiang², ¹*Shandong University*, ²*Chinese Academy of Science*
- 9:40 7-4 **Subthreshold Degradation of 2D material Junctionless FETs -Impact of Fringe Field from Source/Drain Electrodes through Insulator-**, H. Asai, W. H. Chang, N. Okada, K. Fukuda, and T. Irisawa, *AIST* 95
- 10:00 Break

Session 8: Ferroelectric FETs

- 10:20 8-1 **Experimental Demonstration of Performance Enhancement of MFMS and MFIS for 5-nm × 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process**, S.-Y. Lee, H.-W. Chen, C.-H. Shen, P.-Y. Kuo, C.-C. Chung, Y.-E. Huang, H.-Y. Chen, and T.-S. Chao, *National Chiao Tung University* 97
- 10:40 8-2 **Study of Germanium Nanosheet Channel with Negative Capacitance Field-Effect-Transistor**, Y. N. Chen¹, F. J. Hou², C. J. Su², and Y. C. Wu¹, ¹*National Tsing Hua University*, ²*Taiwan Semiconductor Research Institute* 99
- 11:00 8-3 **Atomic-level Analysis by Synchrotron Radiation and Characterization of 2 nm, 3 nm, and 5 nm-thick Hf_{0.5}Zr_{0.5}O₂ Negative Capacitance FinFET**, M.-J. Tsai¹, P.-J. Chen¹, P.-Y. Peng², F.-J. Hou³, and Y.-C. Wu¹, ¹*National Tsing Hua University*, ²*National Synchrotron Radiation Research Center*, ³*Taiwan Semiconductor Research Institute* 101
- 11:20 8-4 **The Understanding of Gate Capacitance Matching on Achieving a High Performance NC MOSFET with Sufficient Mobility**, C. K. Chiang¹, P. Hsuan¹, Y. C. Luo¹, F. L. Li², E. R. Hsieh¹, C. H. Liu², and S. Chung¹, ¹*National Chiao Tung University*, ²*National Taiwan Normal University* 103

11:40 8-5 **Evaluation of Analog Circuit Performance for Ferroelectric SOI MOSFETs considering Interface Trap Charges and Gate Length Variations**, Y.-C. Lu and V. P.-H. Hu, *University of National Central* 105

12:00 Lunch

Session 9: Quantum Computing and Quantum Dots

13:30 9-1 **[Invited] Moving Spins from Lab to Fab: A Silicon-Based Platform for Quantum Computing Device Technologies**, B. Govoreanu, *IMEC* 107

14:00 9-2 **Simultaneous operation of singlet-triplet qubits**, F. Fedele, A. Chatterjee, and F. Kuemmeth, *University of Copenhagen* 109

14:20 9-3 **Characterization of top-gated Si/SiGe devices for spin qubit applications**, F. Ansaloni, C. Volk, A. Chatterjee, and F. Kuemmeth, *University of Copenhagen* 111

14:40 9-4 **Dopant-Induced Terahertz Resonance of a Dopant-Rich Silicon Quantum Dot**, T. Okamoto^{1,2}, N. Fujimura^{1,2}, T. Kodera², and Y. Kawano^{1,2}, ¹*FIRST, Tokyo Institute of Technology*, ²*Dept. of E.E., Tokyo Institute of Technology* 113

15:00 9-5 **Si Surface Orientation Dependence of SiC Nano-Dot Formation in Hot-C Ion Implanted Bulk-Si Substrate**, T. Mizuno¹, M. Yamamoto¹, T. Aoki¹, and T. Sameshima², ¹*Kanagawa University*, ²*Tokyo University of Agriculture and Technology* 115

15:20 Break

Session 10: SOI-Based Novel Devices and RTN

15:35 10-1 **Si Electron Nano-Aspirator towards Emerging Hydro-Electronics**, M. Razanoelina¹, H. Firdaus², Y. Takahashi³, A. Fujiwara⁴, and Y. Ono^{1,2}, ¹*Res. Inst. of Electronics, Shizuoka University*, ²*Graduate School of Sci. and Tech., Shizuoka University*, ³*Hokkaido University*, ⁴*NTT Basic Research Laboratory* 117

15:55 10-2 **Comparative Study on 1-THz Antenna-Coupled Bolometer with Various SOI-CMOS based Temperature Sensors: MOSFET, Diode, Resistor and Thermocouple**, D. Elamaran¹, T. Ueta², H. Satoh^{2,3}, N. Hiromoto^{1,2}, and H. Inokawa^{1,3}, ¹*Graduate School of Science and Technology, Shizuoka University*, ²*Graduated School of Integrated Science and Technology, Shizuoka University*, ³*Research Institute of Electronics, Shizuoka University* 119

16:15 10-3 **Directivity of SOI Photodiode with Gold Surface Plasmon Antenna**, A. Nagarajan¹, S. Hara¹, H. Satoh¹, A. Priya Panchanathan², and H. Inokawa¹, ¹*Shizuoka University*, ²*SRMIST* 121

16:35	10-4	Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor , Y.-T. Chang, P.-W. Li, and H.-C. Lin, <i>National Chiao Tung University</i>	123
16:55	10-5	From Gate Oxide Characterization to TCAD Predictions: Exploring Impact of Defects Across Technologies , G. Rzepa, F. Schanovsky, and M. Karner, <i>Global TCAD Solutions GmbH</i>	125
17:15		Closing Remarks	