2019 Silicon Nanoelectronics Workshop (SNW 2019)

Kyoto, Japan
9 – 10 June 2019

IEEE Catalog Number: CFP19SNW-POD
ISBN: 978-1-7281-0530-7

Copyright © 2019, Japan Society of Applied Physics (JSAP)
All Rights Reserved

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19SNW-POD
ISBN (Print-On-Demand):	978-1-7281-0530-7
ISBN (Online):	978-4-86348-701-7
ISSN:	2161-4636

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2019 Silicon Nanoelectronics Workshop

June 9 – 10, 2019

Rihga Royal Hotel Kyoto, Kyoto, Japan

Table of contents

Sunday, June 9, 2019

8:30 **Opening Remarks** T. Shinada, *Tohoku University*

Session 1: Plenary

8:40 1-1 **[Plenary] Atomic qubits in silicon,** M. Y. Simmons, *University of New South Wales* 1

9:10 1-2 **[Plenary] Ultra-Low Power Brain-Inspired Processors and Neuromorphic Processors with CMOS/MTJ Hybrid technology,** T. Endoh, *Tohoku University* 3

Session 2: Ge Devices and Integration Technologies

9:40 2-1 **The GAAFETs with Five Stacked Ge Nano-sheets Made by 2D Ge/Si Multilayer Epitaxy, Excellent Selective Etching, and Conformal Monolayer Doping,** C.-L. Chu[1], G.-L. Luo[1], K. Wu[1], S.-H. Chen[1], C.-C. Hsu[2], B.-Y. Chen[1], K.-L. Lin[1], W.-F. Wu[1], and W.-K. Yeh[1], *[1]Taiwan Semiconductor Research Institute, [2]National Tsing Hua University* 5

10:00 2-2 **Study of Twin Ge FinFET Structure Non-volatile Memory,** C. C. Li[1], M. S. Yeh[2], Y. J. Lee[2], and Y. C. Wu[1], *[1]National Tsing Hua University, [2]Taiwan Semiconductor Research Institute* 7

10:20 2-3 **Germanium Layer Transfer with Low Temperature Direct Bonding and Epitaxial Lift-off Technique for Ge-based monolithic 3D integration,** T. Maeda, H. Ishii, W. H. Chang, T. Irisawa, Y. Kurashima, H. Takagi, and N. Uchida, *AIST* 9

10:40 Break

Session 3: Neural Systems, New Computing and Modeling

11:00 3-1 **[Invited] Temporal feature analysis in brain-inspired neural systems,** T. Fukai[1,2] and T. Asabuki[3], *[1]Okinawa Institute of Science and Technology, [2]RIKEN, [3]The University of Tokyo* 11

11:30 3-2 **An Improved Hardware Acceleration Architecture of Binary Neural Network with 1T1R Array Based Forward/Backward Propagation Module,** Y. Zhang, Z. Zhou, P. Huang, M. Fan, R. Han, W. Shen, L. Liu, X. Liu, and J. Kang, *Peking University* 13

11:50 3-3 **A Parallel Bitstream Generator for Stochastic Computing,** Y. Zhang, R. Wang, X. Zhang, Z. Zhang, J. Song, Z. Zhang, Y. Wang, R. Huang, *Peking University* 15

12:10 3-4 **New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework,** Z. Zhang[1], R. Wang[1], C. Chen[1], Q. Huang[1], Y. Wang[1], C. Hu[2], D. Wu[2], J. Wang[2], and Y. Wang[1], *[1]Peking University, [2]Synopsys* 17

12:30 Lunch

Session 4: Energy Efficient Electronics and Memory

14:00 4-1 **[Invited] Energy Efficient Nanoelectronics,** A. Chen, *IBM Research* 19

14:30 4-2 **Characterization of Chalcogenide Selectors for Crossbar Switch Used in Nonvolatile FPGA,** H. Numata[1], N. Banno[1], K. Okamoto[1], N. Iguchi[1], H. Hada[1], M. Hashimoto[2], T. Sugibayashi[1], T. Sakamoto[1], and M. Tada[1], *[1]NEC Corp, [2]Osaka University* 21

14:50 4-3 **Switching Current of Ta_2O_5 Based Resistive Analog Memories,** Y. Li[1], A. Tsurumaki-Fukuchi[1], M. Arita[1], Y. Takahashi[1], and T. Morie[2], *[1]Hokkaido University, [2]Kyushu Institute of Technology* 23

15:10 4-4 **Application of Extreme Value Theory to Statistical Analyses of Worst Case SRAM Data Retention Voltage,** T. Mizutani, K. Takeuchi, T. Saraya, M. Kobayashi, and T. Hiramoto, *The University of Tokyo* 25

15:30 Break

Session 5: 3D NAND

15:45 5-1 **Effect of Device Scaling on Lateral Migration Mechanism of Electrons in V-NAND,** C. Woo, S. Kim, J. Park, and H. Shin, *Seoul National University* 27

16:05 5-2 **Error Correction for Read-hot Data in 3D-TLC NAND Flash by Read-disturb Modeled Artificial Neural Network Coupled LDPC ECC,** D. Kojima, T. Nakamura, and K. Takeuchi, *University of Chuo* 29

16:25 5-3 **Less Reliable Page Error Reduction for 3D-TLC NAND Flash Memories with Data Overhead Reduction by 40% and Data-retention Time Increase by 5.0x,** K. Maeda, K. Mizoguchi, and K. Takeuchi, *University of Chuo* 31

Session 6: Posters

16:45–18:30 Starting with short oral presentation (1 min each)

6-1 **Impacts of Remote Coulomb Scattering on Hole Mobility in Si p-MOSFFETs at Cryogenic Temperatures,** X. Zhang, P. Chang, G. Du, X. Liu, *Institute of Microelectronics, Peking University* 33

6-2 **Structural Design of T-gate, Air-spacer Poly-Si TFTs for RF applications,** Y.-A. Huang, Y.-H. Yeh, H.-C. Lin, and P.-W. Li, *National Chiao Tung University* 35

6-3 **Short-channel Effects and Sub-Surface Behavior in Bulk MOSFETs and Nanoscale DG-SOI-MOSFETs: A TCAD Investigation,** A. S. Medury and H. Kansal, *Indian Institute of Science Education and Research Bhopal* 37

6-4 **Investigation of Ferroelectric Granularity for Double-Gate Negative-Capacitance FETs Considering Position and Number Fluctuations,** C.-L. Fan, K.-Y. Tseng, Y.-S. Liu, and P. Su, *National Chiao Tung University* 39

6-5 **Characterization and Analysis of 5 nm-thick $Hf_{0.5}Zr_{0.5}O_2$ for Negative Capacitance FinFET,** P.-J. Chen[1], M.-J. Tsai[1], F.-J. Hou[2], and Y.-C. Wu[1], *[1]National Tsing Hua University, [2]Taiwan Semiconductor Research Institute* 41

6-6 **Reduced RTN Amplitude and Single Trap induced Variation for Ferroelectric FinFET by Substrate Doping Optimization,** Z.-T. Lin, and V. P.-H. Hu, *University of National Central* 43

6-7 **Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors,** H.-J. Teng[1,2], Y.-H. Chen[1,2], N. D. Chien[3], and C.-H. Shih[1], *[1]National Chi Nan University, [2]National Tsing Hua University, [3]Dalat University* 45

6-8 **Elastic Response of 10-nm Insulator Films Measured by Dynamic Indentation for Nano-scale Electron Device Fabrication,** L. Bolotov, N. Uchida, W. H. Chang, T. Maeda, and S. Migita, *AIST* 47

6-9 **ON Current Enhancement by Gate Controlled Strain in The InAs n-Type Piezoelectric Tunnel FETs,** Y. Long[1], J. Z Huang[2], Z. Wei[1], J.-Wei Luo[1], and X. Jiang[1], *[1]Institute of Semiconductors, CAS, [2]MaxLinear Inc.* 49

6-10 **Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around Nanowire Tunnel Field-Effect Transistor,** R. Lee[1], J. Lee[1], S. Kim[2], K. Lee[1], S. Kim[1], S. Kim[1], Y. Choi[1], and B.-G. Park[1], *[1]Seoul National University, [2]Ajou University* 51

6-11 **Withdraw**

6-12 **Feasibility of Ge double quantum dots with high symmetry and tunability in size and inter-dot spacing,** K.-P. Peng, T.-L. Huang, T. George, H.-Chih Lin, and P.-W. Li, *National Chiao Tung University* 55

6-13 **The Preliminary Investigation of Octrafluorocyclobutane Plasma Jet Etching of Crystalline Silicon,** C. Huang, W.-T. Liu, W.-L. Li, L.-K. Huang, and Y.-A. Chen, Yuan Ze University 57

6-14 **Metallic Source/Drain Ge-Based Charge-Trapping Memory Cells,** Y.-H. Chen[1,2], C.-H. Shih[1], H.-J. Teng[1,2], and C. Lien[2], *[1]National Chi Nan University, [2]National Tsing Hua University* 59

6-15 **Modeling of Lateral Migration Mechanism of Holes in 3D NAND Flash Memory Charge Trap Layer during Retention Operation,** J. Park and H. Shin, *Seoul National University* 61

6-16 **Prediction of Characteristics of Future Scaled 3D NAND Flash Memory by Using TCAD and SPICE,** M. Kim and H. Shin, *Seoul National University* 63

6-17 **Improved Gradual Reset Phenomenon in SiN_x-based RRAM by Diode-Connected Structure,** M.-H. Kim[1], S. Bang[1], T.-H. Kim[1], D. K. Lee[1], S. Kim[2], S. Cho[3], and B.-G. Park[1], *[1]Seoul National University, [2]Chungbuk National University, [3]Gachon University* 65

6-18 **Effect of TiO Film Thickness on Resistive Switching Behavior of $TiN/TiO_x/HfO_2/Pt$ RRAM Device,** X. Ding, L. Liu, Y. Feng, and P. Huang, *Peking University* 67

6-19 **Comparison of switching characteristics of HfO_x RRAM device with different switching layer thicknesses,** D. K. Lee[1], M.-H. Kim[1], S. Bang[1], T.-H. Kim[1], Y.-J. Choi[1], S. Kim[2], S. Cho[3], and B.-G. Park[1], *[1]Seoul National University, [2]Chungbuk National University, [3]Gachon University* 69

6-20 **Charge Effects on Semiconductor-Metal Phase Transition in Mono-layer $MoTe_2$,** J. Wu[1,2], X. Ma[1,2], J. Chen[1], and X. Jiang[2,] *[1]Shandong University, [2]Chinese Academy of Science* 71

6-21 **Design of learning circuit for single-electron neural networks** 73
M. Ueno and T. Oya, *Yokohama National University*

6-22 **Thermal-noise-harnessing single-electron memory pair circuit and its application to full adder circuit with simple structure,** R. Kaide, T. Oya, *Yokohama National University* 75

6-23 **Design of multi-layer single-electron information-processing circuit mimicking behavior of bubble film for solving nonlinear problem,** N. Kurata and T. Oya, *Yokohama National University* 77

6-24 **Single-electron Information-processing Circuit Mimicking Behavior of Fish Shoals,** H. Yamashita and T. Oya, *Yokohama National University* 79

6-25 **A Systematic Model Parameter Extraction using Differential Evolution Searching,** J. Chang, M.-H. Oh[1] and B.-G. Park, *Seoul National University* 81

6-26 **Resonant Photocurrent at 1550 nm in an Erbium Low-Doped Silicon Transistor at Room Temperature,** E. Prati[1], M. Celebrano[2], L. Ghirardini[2], M. Finazzi[2], G. Ferrari[2], T. Shinada[3], K. Gi[4], Y. Chiba[4], A. Abdelghafar[4], M. Yano[4], and T. Tanii[4], [1]Consiglio Nazionale delle Ricerche, [2]Politecnico di Milano, *[3]Tohoku University, [4]Waseda University* 83

6-27 **Evaluation of Photosensitive Performance of Different Structured UTBB MOSFET,** L. Liu, X. Liu, and G. Du, *Peking University* 85

6-28 **Potential of Nano-scale Optical Rotor Based on a pn-Junction Wire,** Y. Omura, *Kansai University* 87

Monday, June 10, 2019

Session 7: 2D Materials

8:30 7-1 **[Invited] 3D Heterogeneous Integration with 2D Materials,** E. Pop, C. McClellan, C. Bailey, I. Datye, A. Gabourie, R. Grady, K. Schauble, and A. Vaziri, *Stanford University* 89

9:00 7-2 **Comparative study of high-k dielectric on MoS_2 deposited by plasma enhanced ALD,** W. H. Chang[1], N. Okada[1], H. Asai[1], K. Fukuda[1], M. Okada[1], T. Endo[2], Y. Miyata[2], and T. Irisawa[1], *[1]AIST, [2]Tokyo Metropolitan University* 91

9:20 7-3 **Atomistic Study of Transport Characteristics in Sub-1nm Ultra-narrow Molybdenum Disulfide (MoS_2) Nanoribbon Field Effect Transistors,** F. Wang[1,2], X. Ma[1,2], J. Wu[1,2], J. Chen[1], and X. Jiang[2], *[1]Shandong University, [2]Chinese Academy of Science* 93

9:40 7-4 **Subthreshold Degradation of 2D material Junctionless FETs -Impact of Fringe Field from Source/Drain Electrodes through Insulator-,** H. Asai, W. H. Chang, N. Okada, K. Fukuda, and T. Irisawa, *AIST* 95

10:00 Break

Session 8: Ferroelectric FETs

10:20 8-1 **Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm × 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process,** S.-Y. Lee, H.-W. Chen, C.-H. Shen, P.-Y. Kuo, C.-C. Chung, Y.-E. Huang, H.-Y. Chen, and T.-S. Chao, *National Chiao Tung University* 97

10:40 8-2 **Study of Germanium Nanosheet Channel with Negative Capacitance Field-Effect-Transistor,** Y. N. Chen[1], F. J. Hou[2], C. J. Su[2], and Y. C. Wu[1], *[1]National Tsing Hua Univerty, [2]Taiwan Semiconductor Research Institute* 99

11:00 8-3 **Atomic-level Analysis by Synchrotron Radiation and Characterization of 2 nm, 3 nm, and 5 nm-thick $Hf_{0.5}Zr_{0.5}O_2$ Negative Capacitance FinFET,** M.-J. Tsai[1], P.-J. Chen[1], P.-Y. Peng[2], F.-J. Hou[3], and Y.-C. Wu[1], *[1]National Tsing Hua University, [2]National Synchrotron Radiation Research Center, [3]Taiwan Semiconductor Research Institute* 101

11:20 8-4 **The Understanding of Gate Capacitance Matching on Achieving a High Performance NC MOSFET with Sufficient Mobility,** C. K. Chiang[1], P. Hsuan[1], Y. C. Luo[1], F. L. Li[2], E. R. Hsieh[1], C. H. Liu[2], and S. Chung[1], *[1]National Chiao Tung University, [2]National Taiwan Normal University* 103

11:40 8-5 **Evaluation of Analog Circuit Performance for Ferroelectric SOI MOSFETs considering Interface Trap Charges and Gate Length Variations,** Y.-C. Lu and V. P.-H. Hu, *University of National Central* 105

12:00 Lunch

Session 9: Quantum Computing and Quantum Dots

13:30 9-1 **[Invited] Moving Spins from Lab to Fab: A Silicon-Based Platform for Quantum Computing Device Technologies,** B. Govoreanu, *IMEC* 107

14:00 9-2 **Simultaneous operation of singlet-triplet qubits,** F. Fedele, A. Chatterjee, and F. Kuemmeth, *University of Copenhagen* 109

14:20 9-3 **Characterization of top-gated Si/SiGe devices for spin qubit applications,** F. Ansaloni, C. Volk, A. Chatterjee, and F. Kuemmeth, *University of Copenhagen* 111

14:40 9-4 **Dopant-Induced Terahertz Resonance of a Dopant-Rich Silicon Quantum Dot,** T. Okamoto[1,2], N. Fujimura[1,2], T. Kodera[2], and Y. Kawano[1,2], *[1]FIRST, Tokyo Institute of Technology, [2]Dept. of E.E., Tokyo Institute of Technology* 113

15:00 9-5 **Si Surface Orientation Dependence of SiC Nano-Dot Formation in Hot-C Ion Implanted Bulk-Si Substrate,** T. Mizuno[1], M. Yamamoto[1], T. Aoki[1], and T. Sameshima[2], *[1]Kanagawa University, [2]Tokyo University of Agriculture and Technology* 115

15:20 Break

Session 10: SOI-Based Novel Devices and RTN

15:35 10-1 **Si Electron Nano-Aspirator towards Emerging Hydro-Electronics,** M. Razanoelina[1], H. Firdaus[2], Y. Takahashi[3], A. Fujiwara[4], and Y. Ono[1,2], *[1]Res. Inst. of Electronics, Shizuoka University, [2]Graduate School of Sci. and Tech., Shizuoka University, [3]Hokkaido University, [4]NTT Basic Research Laboratory* 117

15:55 10-2 **Comparative Study on 1-THz Antenna-Coupled Bolometer with Various SOI-CMOS based Temperature Sensors: MOSFET, Diode, Resistor and Thermocouple,** D. Elamaran[1], T. Ueta[2], H. Satoh[2,3], N. Hiromoto[1,2], and H. Inokawa[1,3], *[1]Graduate School of Science and Technology, Shizuoka University, [2]Graduated School of Integrated Science and Technology, Shizuoka University, [3]Research Institute of Electronics, Shizuoka University* 119

16:15 10-3 **Directivity of SOI Photodiode with Gold Surface Plasmon Antenna,** A. Nagarajan[1], S. Hara[1], H. Satoh[1], A. Priya Panchanathan[2], and H. Inokawa[1], *[1]Shizuoka University, [2]SRMIST* 121

16:35 10-4 **Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor,** Y.-T. Chang, P.-W. Li, and H.-C. Lin, *National Chiao Tung University* 123

16:55 10-5 **From Gate Oxide Characterization to TCAD Predictions: Exploring Impact of Defects Across Technologies,** G. Rzepa, F. Schanovsky, and M. Karner, *Global TCAD Solutions GmbH* 125

17:15 **Closing Remarks**