

# **2019 56th ACM/IEEE Design Automation Conference (DAC 2019)**

**Las Vegas, Nevada, USA  
2-6 June 2019**

**Pages 1-643**



**IEEE Catalog Number: CFP19DAC-POD  
ISBN: 978-1-7281-2426-1**

**Copyright © 2019, Association for Computing Machinery (ACM)  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19DAC-POD
ISBN (Print-On-Demand):	978-1-7281-2426-1
ISBN (Online):	978-1-4503-6725-7
ISSN:	0738-100X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com



# Design Automation Conference 2019 Table of Contents

- 10.1** - LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms.....1  
*Liang Feng, Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang*
- 10.2** - Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis.....7  
*Hsuan Hsiao, Jason H Anderson*
- 10.3** - Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms.....13  
*Junnan Shan, Mario R Casu, Jordi Cortadella, Luciano Lavagno, Mihai T Lazarescu*
- 10.4** - A Flat Timing-Driven Placement Flow for Modern FPGAs.....19  
*Timothy Martin, Dani Maarouf, Ziad Abuowaimer, Abeer Al-Hyari, Gary Grewal, Shawki Areibi*
- 11.1** - Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search.....25  
*Weiwen Jiang, Xinyi Zhang, Edwin Sha, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu*
- 11.2** - CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators.....31  
*Muhammad Abdullah Hanif, Faiq Khalid, Muhammad Shafique*
- 11.3** - Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing.....37  
*Sugil Lee, Hyeonuk Sim, Jooyeon Choi, Jongeun Lee*
- 11.4** - ARGAs: Approximate Reuse for GPGPU Acceleration.....43  
*Daniel N Peroni, Mohsen Imani, Hamid Nejatollahi, Nikil Dutt, Tajana Rosing*
- 12.1** - Assessing the Adherence of Industrial Autonomous Driving Software to ISO-26262 Guidelines for Software.....49  
*Hamid Tabani, Leonidas Kosmidis, Jaume Abella, Guillem Bernat, FRANCISCO J CAZORLA*
- 12.2** - Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees.....55  
*Debayan Roy, Wanli Chang, Sanjoy Mitter, Samarjit Chakraborty*
- 12.3** - Dynamic Switching Speed Reconfiguration for Engine Performance Optimization.....61  
*Chao Peng, Yecheng Zhao, Haibo Zeng*
- 12.4** - A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation.....67  
*He Zhou, Sunil Khatri, Jiang Hu, Frank Liu*
- 13.1** - Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.....73  
*Trong Huynh-Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnemont, Anda Mocuta*



## Design Automation Conference 2019 Table of Contents

- 13.2** - LL-PCM: Low-Latency Phase Change Memory Architecture.....79  
*Choungki Song, Woo Young Cho, Jian Huang, Myoungsoo Jung, Nam Sung Kim*
- 13.3** - What Does Vibration Do To Your SSD?.....85  
*Janki S Bhimani, Tirthak Patel, Devesh Tiwari, Ningfang Mi*
- 13.4** - Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing.....91  
*Leilai Shao, Sicheng Li, Ting Lei, Tsung-Ching Huang, Raymond Beausoleil, Zhenan Bao, Kwang-Ting Cheng*
- 14.1** - Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits.....97  
*Hanbin Hu, Peng Li, Jianhua Z Huang*
- 14.2** - High Performance Graph Convolutional Networks with Applications in Testability Analysis.....103  
*Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, Bei Yu*
- 14.3** - MRLoc: Mitigating Row-hammering based on memory Locality.....109  
*Jung Min You, Joon-Sung Yang*
- 14.4** - System Level Hardware Failure Prediction Using Deep Learning.....115  
*Xiaoyi Sun, Krishnendu Chakrabarty, Ruirui Huang, Yiquan Chen, Bing Zhao, Hai Cao, Yinhe Han, Xiaoyao Liang, Li Jiang*
- 17.1** - Enabling Practical Processing in and near Memory for Data-intensive Computing.....121  
*Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, Rachata Ausavarungnirun*
- 17.3** - Practical Near-data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems.....125  
*Pankaj Mehra, Nam Sung Kim*
- 20.1** - HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs.....129  
*Ning Lin, Hang Lu, Xin Wei, Xiaowei Li*
- 20.2** - GATE: A Generalized Dataflow-level Approximation Tuning Engine for Data Parallel Architectures.....135  
*Seokwon Kang, Yongseung Yu, Jiho Kim, Yongjun Park*
- 20.3** - LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications.....141  
*Yu-Chuan Chang, Wei-Ming Chen, Pi-Cheng Hsiu, Yen-Yu Lin, Tei-Wei Kuo*
- 20.4** - Efficient State Retention Through Paged Memory Management for Reactive Transient Computing.....147  
*Sivert T Sliper, Domenico Balsamo, Nikos Nikolieris, William Wang, Alex S Weddell, Geoff V Merrett*
- 21.1** - NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning.....153  
*Gagandeep Singh, Juan Gómez-Luna, Giovanni Mariani, Geraldo Francisco De Oliveira, Stefano Corda, Sander Stuijk, Onur Mutlu, Henk Corporaal*



# Design Automation Conference 2019 Table of Contents

- 21.2** - DREDGE: Dynamic Repartitioning during Dynamic Graph Execution.....159  
*Andrew M McCrabb, Eric Winsor, Valeria Bertacco*
- 21.3** - ROC: DRAM-based Processing with Reduced Operation Cycles.....165  
*Xin Xin, Youtao Zhang, Jun Yang*
- 21.4** - NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge.....171  
*Chih-Cheng Chang, Ming-Hung Wu, Jia-Wei Lin, Chun-Hsien Li, Vivek Parmar, Heng-Yuan Lee, Jeng-Hua Wei, Shyh-Shyuan Sheu, Manan Suri, Tian-Sheuan Chang, Tuo-Hung Hou*
- 22.1** - No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance.....177  
*Fan Yang, Youyou Lu, Youmin Chen, Haiyu Mao, Jiwu Shu*
- 22.2** - In-process Memory Isolation Using Hardware Watchpoint.....183  
*Jinsoo Jang, Brent Byunghoon Kang*
- 22.3** - H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses.....189  
*Liang Liu, Rujia Wang, Youtao Zhang, Jun Yang*
- 22.4** - RansomBlocker: a Low-Overhead Ransomware-Proof SSD.....195  
*Jisung Park, Youngdon Jung, Jonghoon Won, Minji Kang, Sungjin Lee, Jihong Kim*
- 23.1** - Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources.....201  
*Zimeng Zhou, Chenchen Fu, Chun Jason Xue, Song Han*
- 23.2** - FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems.....207  
*Marco Widmer, Andrea Bonetti, Andreas Burg*
- 23.3** - Adapting Layer RBERS Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading.....213  
*Yajuan Du, Yao Zhou, Meng Zhang, Wei Liu, Shengwu Xiong*
- 23.4** - A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems.....219  
*Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar*
- 24.1** - PRIMAL: Power Inference using Machine Learning.....225  
*Yuan Zhou, Haoxing Ren, Yanqing Zhang, Ben Keller, Brucek Khailany, Zhiru Zhang*
- 24.2** - Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits.....231  
*Ilaria Scarabottolo, Giovanni Ansaloni, George A Constantinides, Laura Pozzi*
- 24.3** - Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores.....237  
*Martin Rapp, Sami Salamin, Hussam Amrouch, Girish Pahwa, Yogesh Chauhan, Jörg Henkel*



# Design Automation Conference 2019 Table of Contents

- 24.4** - STFL: Energy-Efficient Cache Interface using Slow Transition Fast Level Signaling.....243  
*Payman Behnam, Mahdi Bojnordi*
- 27.1** - Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs.....249  
*Sayak Ray, Nishant Ghosh, Ramya Jayaram Masti, Arun Kanuparthi, Jason M Fung*
- 27.2** - In Hardware We Trust – Gains and Pains of Hardware-assisted Security.....253  
*Lejla Batina, Patrick Jauernig, Nele Mentens, Ahmad-Reza Sadeghi, Emmanuel Stapf*
- 27.3** - Protecting RISC-V against Side-Channel Attacks.....257  
*Elke De Mulder, Samatha Gummalla, Michael Hutter*
- 30.1** - ANN Based Admission Control for On-Chip Networks.....261  
*Boqian Wang, Zhonghai Lu, Shenggang Chen*
- 30.2** - An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.....267  
*Hao Zheng, Ahmed Louri*
- 30.3** - Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.....273  
*Venkata Yaswanth Raparti, Sudeep Pasricha*
- 30.4** - Sparse 3-D NoCs with Inductive Coupling.....279  
*Michihiro Koibuchi, Lambert T Leong, Tomohiro Totoki, Naoya Niwa, Hiroki Matsutani, Hideharu Amano, Henri Casanova*
- 30.5** - Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs.....285  
*Peng Wang, Sobhan Niknam, Sheng Ma, Zhiying Wang, Todor Stefanov*
- 30.6** - Effect of Distributed Directories in Mesh Interconnects.....291  
*Marcos Horro, Mahmut T Kandemir, Louis-Noël Pouchet, Gabriel Rodríguez, Juan Touriño*
- 31.1** - BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing.....297  
*Mohsen Imani, Justin L Morris, John Messerly, Helen Shu, Yaobang Deng, Tajana Rosing*
- 31.2** - Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks.....303  
*Seongsik Park, Seijoon Kim, Hyeokjun Choe, Sungroh Yoon*
- 31.3** - Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology.....309  
*Kangjun Bai, Qiyuan An, Yang (Cindy) Yi*
- 31.4** - A Fault-Tolerant Neural Network Architecture.....315  
*Tao Liu, Wujie Wen, Lei Jiang, Yanzhi Wang, Chengmo Yang, Gang Quan*
- 31.5** - A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM.....321  
*Zhenhua Zhu, Hanbo Sun, Yujun Lin, Guohao Dai, Lixue Xia, Song Han, Yu Wang, Huazhong Yang*



## Design Automation Conference 2019 Table of Contents

- 31.6** - Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping.....327  
*Zhezhi He, Jie Lin, Rickard Ewetz, Jiann-Shiun Yuan, Deliang Fan*
- 32.1** - A Novel Covert Channel Attack using Memory Encryption Engine Cache.....333  
*Youngkwang Han, John Kim*
- 32.2** - Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES.....339  
*Zhenghong Jiang, Hanchen Jin, Edward Suh, Zhiru Zhang*
- 32.3** - SafeSpec: Banishing the Spectre of a Meltdown with Leakage-free Speculation.....345  
*Khaled N Khasawneh, Esmaeil Mohammadian Koruyeh, Chengyu Song, Dmitry Evtushkin, Dmitry Ponomarev, Nael Abu-Ghazaleh*
- 32.4** - SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks.....351  
*Jacob Fustos, Farzad Farshchi, Heechul Yun*
- 32.5** - PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack.....357  
*Daimeng Wang, Zhiyun Qian, Nael Abu-Ghazaleh, Srikanth V Krishnamurthy*
- 32.6** - HardScope: Hardening Embedded Systems Against Data-oriented Attacks.....363  
*Thomas Nyman, Ghada Dessouky, Shaza Zeitouni, Aaro Lehtikoinen, Andrew Paverd, N. Asokan, Ahmad-Reza Sadeghi*
- 33.1** - An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis.....369  
*Shuhan Zhang, wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, Xiangdong Hu*
- 33.2** - Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models.....375  
*Mohamed Baker Alawieh, Sinead A Williamson, David Z. Pan*
- 33.3** - WellGAN: Generative-adversarial-network-guided Well Generation for Analog/Mixed-signal Circuit Layout.....381  
*Biyang Xu, Yibo Lin, Shaolan Li, Xiyuan Tang, Linxiao Shen, Nan Sun, David Z. Pan*
- 33.4** - Digital Compatible Synthesis, Placement and Implementation of Mixed-signal Time-domain Computing.....387  
*Zhengyu Chen, Hai Zhou, Jie Gu*
- 33.5** - A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits.....393  
*Charalampos Antoniadis, Nestor Evmorfopoulos, Georgios Stamoulis*
- 33.6** - Enabling Complex Stimuli in Accelerated Mixed-signal Simulation.....399  
*Sara Divanbeigi, Evan Aditya, Zhongpin Wang, Markus Olbrich*
- 34.1** - Scalable Generic Logic Synthesis: One Approach to Rule Them All.....405  
*Heinz Riener, Eleonora Testa, Winston J Haaswijk, Alan Mishchenko, Luca Amarù, Giovanni De Micheli, Mathias Soeken*



## Design Automation Conference 2019 Table of Contents

- 34.2** - Comprehensive Search for ECO Rectification Using Symbolic Sampling.....411  
*Victor Kravets, Nian-Ze Lee, Jie-Hong (Roland) Jiang*
- 34.3** - Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines.....417  
*Niels Gleinig, Frances Ann Hubis, Torsten Hoefler*
- 34.4** - Disjoint-support Decomposition and Extraction for Interconnect-driven Threshold Logic Synthesis.....423  
*Hao Chen, Shao-Chun Hung, Jie-Hong (Roland) Jiang*
- 34.5** - Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.....429  
*Eleonora Testa, Mathias Soeken, Luca Amarù, Giovanni De Micheli*
- 34.6** - SMatch: Structural Matching for Fast Resynthesis in FPGAs.....435  
*Rafael Trapani Possignolo, Jose Renau*
- 37.1** - Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.....441  
*Tutu Ajayi, Vidya A Chhabria, Mateus Fogaça, Soheil Hashemi, Abdelrahman Hosny, Andrew B. Kahng, Minsoo Kim, Jeongsup Lee, Uday Mallappa, Marina Neseem, Geraldo Pradipta, Sherief Reda, Mehdi Saligane, Sachin S. Sapatnekar, Carl Sechen, Mohamed Shalan, Wi*
- 37.2** - ALIGN: Open-source Analog Layout Automation from the Ground Up.....445  
*Kishor Kunal, Meghna Madhusudan, Arvind K Sharma, Wenbin Xu, Steven Burns, Ramesh Harjani, Jiang Hu, Desmond Kirkpatrick, Sachin S Sapatnekar*
- 37.3** - Essential Building Blocks for Creating an Open-source EDA Project.....449  
*Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, Martin D F Wong*
- 37.4** - Open-source EDA tools and IP: A view from the trenches.....453  
*Elad Alon, Krste Asanovic, Jonathan Bachrach, Borivoje Nikolic*
- 40.1** - A 1.17 TOPS/W, 150fps Accelerator for Multi-face Detection and Alignment.....456  
*Huiyu Mo, Leibo Liu, Wenping Zhu, Qiang Li, Hong Liu, Wenjing Hu, Yao Wang, Shaojun Wei*
- 40.2** - Analog/Mixed-signal Hardware Error Modeling for Deep Learning Inference.....462  
*Angad S Rekh, Brian Zimmer, Nikola Nedovic, Ningxi Liu, Rangharajan Venkatesan, Miaorong Wang, Bruce Khailany, William J Dally, C. Thomas Gray*
- 40.3** - A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs.....468  
*Juejian Wu, Hongtao Zhong, Kai Ni, Yongpan Liu, Huazhong Yang, Xueqing Li*
- 40.4** - A Fast, Reliable and Wide-voltage-range In-memory Computing Architecture.....474  
*William A Simon, Juan Galicia, Alexandre Levisse, Marina Zapater, David Atienza*





## Design Automation Conference 2019 Table of Contents

- 41.1** - BitBlade: Area and Energy-efficient Precision-scalable Neural Network Accelerator with Bitwise Summation.....480  
*Sungju Ryu, Hyungjun Kim, Wooseok Yi, Jae-Joon Kim*
- 41.2** - Acceleration of DNN Backward Propagation by Selective Computation of Gradients.....486  
*Gunhee Lee, Hanmin Park, Namhyung Kim, Joonsang Yu, Sujeong Jo, Kiyoung Choi*
- 41.3** - C3-flow: Compute Compression Co-design Flow for Deep Neural Networks.....492  
*Matthew A Sotoudeh, Sara S Baghsorkhi*
- 41.4** - ABM-spConv: A Novel Approach to FPGA-based Acceleration of Convolutional Neural Network Inference.....498  
*Dong Wang, Ke Xu, Qun Jia, Soheil Ghiasi*
- 42.1** - Pushing the Speed Limit of Constant-time Discrete Gaussian Sampling. A Case Study on Falcon Signature.....504  
*Angshuman Karmakar, Sujoy Sinha Roy, Frederik Vercauteren, Ingrid Verbauwhede*
- 42.2** - Full-Lock: Hard Distributions of SAT Instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks.....510  
*Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, Avesta Sasan*
- 42.3** - A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis.....516  
*Rajit Karmakar, Suman Sekhar Jana, Santanu Chattopadhyay*
- 42.4** - An Efficient Spare-line Replacement Scheme to Enhance NVM Security.....522  
*Jie Xu, Dan Feng, Yu Hua, Fangting Huang, Wen Zhou, Wei Tong, Jingning Liu*
- 43.1** - Analyzing Parallel Real-time Tasks Implemented with Thread Pools.....528  
*Daniel Casini, Alessandro Biondi, Giorgio Buttazzo*
- 43.2** - Scheduling and Analysis of Parallel Real-time Tasks with Semaphores.....534  
*Xu Jiang, Nan Guan, Weichen Liu, Maolin Yang*
- 43.3** - Real-time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks.....540  
*Jinghao Sun, Nan Guan, Xiaoqing Wang, Chenhan Jin, Yaoyao Chi*
- 43.4** - DCFNoC: A Delayed Conflict-free Time Division Multiplexing Network on Chip.....546  
*Tomás Picornell, José Flich, Carles Hernández, José Duato*
- 44.1** - Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference.....552  
*Artur Mrowca, Martin Nocker, Sebastian Steinhorst, Stephan Günemann*
- 44.2** - Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration.....558  
*Shuangnan Liu, Francis Lau, Benjamin Carrion Schaefer*
- 44.3** - Sample-guided Automated Synthesis for CCSL Specifications.....564  
*Ming Hu, Tongquan Wei, Min Zhang, Frederic Mallet, Mingsong Chen*



## Design Automation Conference 2019 Table of Contents

- 44.4** - DHOOM: Reusing Design-for-debug Hardware for Online Monitoring.....570  
*Neetu Jindal, Sandeep Chandran, Preeti Ranjan Panda, Sanjiva Prasad, Abhay Mitra, Kunal Singhal, Shubham Gupta, Shikhar Tuli*
- 47.2** - Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory.....576  
*Dylan Stow, Itir Akgun, Wenqin Huangfu, Xueqi Li, Gabriel H Loh, Yuan Xie*
- 47.3** - RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs.....580  
*Heechun Park, Kyungwook Chang, Bon Woong Ku, Jinwoo Kim, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Saibal Mukhopadhyay, Krishnendu Chakrabarty, Sung Kyu Lim*
- 50.1** - MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications.....584  
*Jiachen Mao, Qing Yang, Ang Li, Hai Li, Yiran Chen*
- 50.2** - Enabling File-oriented Fast Secure Deletion on Shingled Magnetic Recording Drives.....590  
*Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang, Chun-Feng Wu*
- 50.3** - Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing.....596  
*Wei-Ming Chen, Pi-Cheng Hsiu, Tei-Wei Kuo*
- 50.4** - Sensor Drift Calibration via Spatial Correlation Model in Smart Building.....602  
*Tinghuan Chen, Bingqing Lin, Hao Geng, Bei Yu*
- 51.1** - Machine Learning-based Pre-routing Timing Prediction with Limited Pessimism.....608  
*Erick M Carvajal Barboza, Nishchal Shukla, Yiran Chen, Jiang Hu*
- 51.2** - LithoGAN: End-to-end Lithography Modeling with Generative Adversarial Networks.....614  
*Wei Ye, Mohamed Baker Alawieh, Yibo Lin, David Z. Pan*
- 51.3** - A General Cache Framework for Efficient Generation of Timing Critical Paths.....620  
*Kuan-Ming Lai, Tsung-Wei Huang, Tsung-Yi Ho*
- 51.4** - Effective-resistance Preserving Spectral Reduction of Graphs.....626  
*Zhiqiang Zhao, Zhuo Feng*
- 52.1** - Revisiting the ARM Debug Facility for OS Kernel Security.....632  
*Jinsoo Jang, Brent Byunghoon Kang*
- 52.2** - Low-overhead Power Trace Obfuscation for Smart Meter Privacy.....638  
*Daniele Jahier Pagliari, Sara Vinco, Enrico Macii, Massimo Poncino*
- 52.3** - ARM2GC: Succinct Garbled Processor for Secure Computation.....644  
*Ebrahim M. Songhori, M. Sadegh Riazi, Siam Umar Hussain, Ahmad-Reza Sadeghi, Farinaz Koushanfar*



## Design Automation Conference 2019 Table of Contents

- 52.4** - Filianore: Better Multiplier Architectures for LWE-based Post-quantum Key Exchange.....650  
*Song Bian, Masayuki Hiromoto, Takashi Sato*
- 53.1** - Adaptive Granularity Encoding for Energy-efficient Non-volatile Main Memory.....656  
*Jie Xu, Dan Feng, Yu Hua, Wei Tong, Jingning Liu, Chunyan Li, Gaoxiang Xu, Yiran Chen*
- 53.2** - Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture.....662  
*Farzaneh Zokaei, Mingzhe Zhang, Xiaochun Ye, Dongrui Fan, Lei Jiang*
- 53.3** - A Wear-leveling-aware Fine-grained Allocator for Non-volatile Memory.....668  
*Xianzhang Chen, Qingfeng Zhuge, Qiang Sun, Edwin H.-M. Sha, Shouzhen Gu, Chaoshu Yang, Chun Jason Xue*
- 54.1** - DREAMPlace: Deep Learning Toolkit-enabled GPU Acceleration for Modern VLSI Placement.....674  
*Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan*
- 54.2** - BiG: A Bivariate Gradient-based Wirelength Model for Analytical Circuit Placement.....680  
*Fan-Keng Sun, Yao-Wen Chang*
- 54.3** - Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros.....686  
*Jai-Ming Lin, Szu-Ting Li, Yi-Ting Wang*
- 54.4** - NCTUcell: A DDA-aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.....692  
*Yih-Lang Li, Shih-Ting Lin, Shinichi Nishizawa, Hong-Yan Su, Ming-Jie Fong, Oscar Chen, Hidetoshi Onodera*
- 57.4** - Paper Title: Design Principles for True Random Number Generators for Security Applications.....698  
*Milos Grujic, Vladimir Rozic, David Johnston, John Kelsey, Ingrid Verbauwhede*
- 60.1** - Rapid Generation of High-quality RISC-V Processors from Functional Instruction Set Specifications.....701  
*Gai Liu, Joseph Primmer, Zhiru Zhang*
- 60.2** - autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components.....707  
*Vojtech Mrazek, Muhammad Abdullah Hanif, Zdenek Vasicek, Lukas Sekanina, Muhammad Shafique*
- 60.3** - Graph-morphing: Exploiting Hidden Parallelism of Non-stencil Computation in High-level Synthesis.....713  
*Yu Zou, Mingjie Lin*
- 60.4** - Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer-conscious Memory Management.....719  
*Xuechao Wei, Yun Liang, Jason Cong*
- 60.5** - High-level Synthesis of Resource-oriented Approximate Designs for FPGAs.....725  
*Marcos T Leipnitz, Gabriel L Nazar*



## Design Automation Conference 2019 Table of Contents

- 60.6** - Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-driven Learning.....731  
*Steve Dai, Zhiru Zhang*
- 61.1** - LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator.....737  
*Quan Deng, Youtao Zhang, Minxuan Zhang, Jun Yang*
- 61.2** - DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-stacked Memory Based on Fault Analysis.....743  
*Jae-San Kim, Joon-Sung Yang*
- 61.3** - X-MANN: A Crossbar Based Architecture for Memory Augmented Neural Networks.....749  
*Ashish Ranjan, Shubham Jain, Jacob R Stevens, Dipankar Das, Bharat Kaul, Anand Raghunathan*
- 61.4** - On-chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators.....755  
*Haitong Li, Mudit Bhargava, Paul Whatmough, H.-S. Philip Wong*
- 61.5** - SkippyNN: An Embedded Stochastic-computing Accelerator for Convolutional Neural Networks.....761  
*Reza Hojabr, Kamyar Givaki, SM Reza Tayaranian, Parsa Esfahanian, Ahmad Khonsari, Dara Rahmati, M. Hassan Najafi*
- 61.6** - ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM.....767  
*Fan Chen, Linghao Song, Hai Li, Yiran Chen*
- 62.1** - X-DeepSCA: Cross-device Deep Learning Side Channel Attack.....773  
*Debayan Das, Anupam Golder, Josef Danial, Santosh Ghosh, Arijit Raychowdhury, Shreyas Sen*
- 62.2** - Attacking Split Manufacturing from a Deep Learning Perspective.....779  
*Haocheng Li, Satwik Patnaik, Abhrajit Sengupta, Haoyu Yang, Johann Knechtel, Bei Yu, Evangeline F. Y. Young, Ozgur Sinanoglu*
- 62.3** - ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures.....785  
*Sayandeep Saha, Nishok Kumar Sundaressan, Sikhar Patranabis, Debdeep Mukhopadhyay, Pallab Dasgupta*
- 62.4** - ChipSecure: A Reconfigurable Analog eFlash-based PUF with Machine Learning Attack Resiliency in 55nm CMOS.....791  
*Mohammad R Mahmoodi, Hussein Nili, Shabnam Larimian, Xinjie Guo, Dmitri Strukov*
- 62.5** - Adversarial Attack Against Modeling Attack on PUFs.....797  
*Syng-Jyan Wang, Yu-Shen Chen, Katherine Shu-Min Li*
- 62.6** - RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks.....803  
*Darshana Jayasinghe, Aleksandar Ignjatovic, Sri Parameswaran*
- 63.1** - Design Guidelines of RRAM based Neural-processing-unit: A Joint Device-circuit-algorithm Analysis.....809  
*Wenqiang Zhang, Xiaochen Peng, Huaqiang Wu, Bin Gao, Shimeng Yu, Youhui Zhang, Hu He, He Qian*



# Design Automation Conference 2019 Table of Contents

- 63.2** - QURE: Qubit Re-allocation in Noisy Intermediate-scale Quantum Computers.....815  
*Abdullah Ash- Saki, Mahabubul Alam, Swaroop Ghosh*
- 63.3** - Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations.....821  
*Robert Wille, Lukas Burgholzer, Alwin Zulehner*
- 63.4** - Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding.....827  
*Xingyi Liu, Keshab K Parhi*
- 63.5** - AlignS: A Processing-in-memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM.....833  
*Shaahin Angizi, Jiao Sun, Wei Zhang, Deliang Fan*
- 63.6** - MiniControl: Synthesis of Continuous-flow Microfluidics with Strictly Constrained Control Ports.....839  
*Xing Huang, Tsung-Yi Ho, Wenzhong Guo, Bing Li, Ulf Schlichtmann*
- 64.1** - Faster Region-based Hotspot Detection.....845  
*Ran Chen, Wei Zhong, Haoyu Yang, Hao Geng, Xuan Zeng, Bei Yu*
- 64.2** - Efficient Layout Hotspot Detection via Binarized Residual Neural Network.....851  
*Yiyang Jiang, Fan Yang, Hengliang Zhu, Bei Yu, Dian Zhou, Xuan Zeng*
- 64.3** - DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-encoder.....857  
*Haoyu Yang, Piyush Pathak, Frank E Gennari, Ya-Chieh Lai, Bei Yu*
- 64.4** - GAN-SRAF: Sub-resolution Assist Feature Generation using Conditional Generative Adversarial Networks.....863  
*Mohamed Baker Alawieh, Yibo Lin, Zaiwei Zhang, Meng Li, Qixing Huang, David Z. Pan*
- 64.5** - Meta-model based High-dimensional Yield Analysis using Low-rank Tensor Approximation.....869  
*Xiao Shi, Hao Yan, Qiancun Huang, Jiajia Zhang, Longxing Shi, Lei He*
- 64.6** - Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials.....875  
*Yi-Ting Lin, Iris Hui-Ru Jiang*
- 67.1** - Actors Revisited for Time-critical Systems.....881  
*Marten Lohstroh, Martin Schoeberl, Andrés Goen, Armin Wasicek, Christopher Gill, Marjan Sirjani, Edward Lee*
- 67.3** - Time Predictable Computing by Design: Looking Back, Looking Forward.....885  
*Tulika Mitra*
- 67.4** - Consolidation of High-integrity, High-performance, and Cyber-security Functions on a Manycore Processor.....889  
*Benoît Dupont de Dinechin*



## Design Automation Conference 2019 Table of Contents

- 70.1** - Efficient GPU NVRAM Persistence with Helper Warps.....893  
*Sui Chen, Faen Zhang, Lei Liu, Lu Peng*
- 70.2** - FlashGPU: Placing New Flash Next to GPU Cores.....899  
*Jie Zhang, Miryeong Kwon, Hyojong Kim, Hyesoon Kim, Myoungsoo Jung*
- 70.3** - Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs.....905  
*Shuo Huai, Weining Song, Mengying Zhao, Xiaojun Cai, Zhiping Jia*
- 70.4** - ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory.....911  
*Zheng Liang, Guangyu Sun, Wang Kang, Xing Chen, Weisheng Zhao*
- 71.1** - ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control.....917  
*Mohsen Imani, Alice Sokolova, Ricardo A Garcia, Andrew Huang, Fan Wu, Baris Aksanli, Tajana Rosing*
- 71.2** - Cooperative Arithmetic-aware Approximation Techniques for Energy-efficient Multipliers.....923  
*Vasileios Leon, Konstantinos Asimakopoulos, Sotirios Xydis, Dimitrios Soudris, Kiamal Pekmestzi*
- 71.3** - Approximate Integer and Floating-point Dividers with Near-zero Error Bias.....929  
*Hassaan Saadat, Haris Javaid, Sri Parameswaran*
- 71.4** - In-stream Stochastic Division and Square Root via Correlation.....935  
*Di Wu, Joshua San Miguel*
- 72.1** - MASKER: Adaptive Mobile Security Enhancement Against Automatic Speech Recognition in Eavesdropping.....941  
*Fuxun Yu, Zirui Xu, Chenchen Liu, Xiang Chen*
- 72.2** - Adversarial Attack on Microarchitectural Events based Malware Detectors.....947  
*Sai Manoj Pudukotai Dinakarrao, Sairaj Amberkar, Sahil Bhat, Abhijitt Dhavlle, Hossein Sayadi, Avesta Sasan, Houman Homayoun, Setareh Rafatirad*
- 72.3** - Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks.....953  
*Pu Zhao, Siyue Wang, Cheng Gongye, Yanzhi Wang, Yunsi Fei, Xue Lin*
- 72.4** - PREEMPT: Preempting Malware by Examining Embedded Processor Traces.....959  
*Kanad Basu, Rana Elnaggar, Krishnendu Chakrabarty, Ramesh Karri*
- 73.1** - Workload-aware Harmonic Partitioned Scheduling of Periodic Real-time Tasks with Constrained Deadlines.....965  
*Jiankang Ren, Xiaoyan Su, Guoqi Xie, Chao Yu, Guozhen Tan, Guowei Wu*
- 73.2** - Holistic Multi-resource Allocation for Multicore Real-time Virtualization.....971  
*Meng Xu, Robert Gifford, Linh Thi Xuan Phan*



## Design Automation Conference 2019 Table of Contents

- 73.3** - Runtime Resource Management with Workload Prediction.....977  
*mina niknafs, Ivan Ukhov, Petru Eles, Zebo Peng*
- 73.4** - Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR.....983  
*Francesco Barchi, Gianvito Urgese, Enrico Macii, Andrea Acquaviva*
- 74.1** - REAP: Runtime Energy-accuracy Optimization for Energy Harvesting IoT Devices.....989  
*Ganapati Bhat, Kunal Bagewadi, Hyung Gyu Lee, Umit Y. Ogras*
- 74.2** - Tumbler: Energy Efficient Task Scheduling for Dual-channel Solar-powered Sensor Nodes.....995  
*Yue Xu, Hyung Gyu Lee, Yujuan Tan, Yu Wu, Xianzhang Chen, Liang Liang, Lei Qiao, Duo Liu*
- 74.3** - GreenTPU: Improving Timing Error Resilience of a Near-threshold Tensor Processing Unit.....1001  
*pramesh pandey, Prabal Basu, Koushik Chakraborty, Sanghamitra Roy*
- 74.4** - Thermal-aware Design and Management for Search-based In-memory Acceleration.....1007  
*Minxuan Zhou, Mohsen Imani, Saransh Gupta, Tajana Rosing*
- 76.1** - Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities.....1013  
*Jeff (Jun) Zhang, Kang Liu, Faiq Khalid, Muhammad Abdullah Hanif, Semeen Rehman, Theocharis Theocharides, Alessandro Artussi, Muhammad Shafique, Siddharth Garg*
- 76.3** - Adversarial Machine Learning - Beyond the Image Domain.....1017  
*Giulio Zizzo, Chris Hankin, Sergio Maffeis, Kevin Jones*
- 77.1** - Memory-bound Proof-of-work Acceleration for Blockchain Applications.....1021  
*Kun Wu, Guohao Dai, Xing Hu, Shuangchen Li, Xinfeng Xie, Yu Wang, Yuan Xie*
- 77.2** - Architecture, Chip, and Package Co-design Flow for 2.5D Integration of Reusable IP Chipllets.....1027  
*Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nihar Dasari, Arvind Singh, Minah Lee, Hakki M Torun, Kallol Roy, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, Sung Kyu Lim*
- 77.3** - LifeGuard: A Reinforcement Learning-based Task Mapping Strategy for Performance-centric Aging Management .....1033  
*Vijeta Rathore, Vivek Chaturvedi, Amit K Singh, Thambipillai Srikanthan, Muhammad Shafique*
- 77.4** - Accurate Estimation of Program Error Rate for Timing-speculative Processors.....1039  
*Omid Assare, Rajesh Gupta*
- 78.1** - Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors.....1045  
*Jintaek Kang, Dowhan Jung, Kwanghyun Chung, Soonhoi Ha*
- 78.2** - E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System.....1051  
*Runbin Shi, Junjie Liu, Shuo Wang, Yun Liang, Hayden So*





## Design Automation Conference 2019 Table of Contents

- 78.3** - ReForm: Static and Dynamic Resource-aware DNN Reconfiguration Framework for Mobile Devices.....1057  
*Zirui Xu, Fuxun Yu, Liang Zhao, Chenchen Liu, Xiang Chen*
- 78.4** - XBioSiP: A Methodology for Approximate Bio-signal Processing at the Edge.....1063  
*Bharath Srinivas Prabakaran, Semeen Rehman, Muhammad Shafique*
- 79.1** - RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers.....1069  
*Alireza Mahzoon, Daniel Grosse, Rolf Drechsler*
- 79.2** - Temporal Tracing of On-chip Signals Using Timeprints.....1075  
*Rehab Massoud, Hoang M. Le, Peter Chini, Prakash Saivasan, Roland Meyer, Rolf Drechsler*
- 79.3** - ACCESS: HW/SW Co-equivalence Checking for Firmware Optimization.....1081  
*Michael Schwarz, Raphael Stahl, Daniel Mueller-Gritschneider, Ulf Schlichtmann, Dominik Stoffel, Wolfgang Kunz*
- 79.4** - Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study.....1087  
*Vladimir Herdt, Daniel Grosse, Hoang M Le, Rolf Drechsler*
- 80.1** - Tetris: A Streaming Accelerator for Physics-limited 3D Plane-wave Ultrasound Imaging.....1093  
*Brendan L West, Jian Zhou, Ronald G Dreslinski, J. Brian Fowlkes, Oliver Kripfgans, Chaitali Chakrabarti, Thomas F Wensich*
- 80.2** - ProblP: A Framework for Low-precision Probabilistic Inference.....1099  
*Nimish Shah, Laura I. Galindez Olascoaga, Wannes Meert, Marian Verhelst*
- 80.3** - An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices.....1105  
*Seungkyu Choi, Jaekang Shin, Yeongjae Choi, Lee-Sup Kim*
- 80.4** - L-MPC: A LUT based Multi-level Prediction-correction Architecture for Accelerating Binary-weight Hourglass Network.....1111  
*Hong Liu, Leibo Liu, Wenping Zhu, Qiang Li, Huiyu Mo, Shaojun Wei*
- 81.1** - eSLAM: An Energy-efficient Accelerator for Real-time ORB-SLAM on FPGA Platform.....1117  
*Runze Liu, Jianlei Yang, Yiran Chen, Weisheng Zhao*
- 81.2** - ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications.....1123  
*Shijun Gong, Jiajun Li, Wenyan Lu, Guihai Yan, Xiaowei Li*
- 81.3** - A General Pattern-based Dynamic Compilation Framework for Coarse-grained Reconfigurable Architectures.....1129  
*Xingchen Man, Leibo Liu, Jianfeng Zhu, Shaojun Wei*
- 81.4** - ReTagger: An Efficient Controller for DRAM Cache Architectures.....1135  
*Mahdi Bojnordi, Farhan Nasrulla*





# Design Automation Conference 2019 Table of Contents

## **83.1** - Software Approaches for In-time Resilience.....1141

*Aviral Shrivastava, Moslem Didehban*

## **83.2** - Cross-Layer Resilience: Challenges, Insights, and the Road Ahead.....1145

*Eric Cheng, Daniel Mueller-Gritschneider, Jacob Abraham, Pradip Bose, Alper Buyuktosunoglu, Deming Chen, Hyungmin Cho, Yanjing Li, Uzair Sharif, Kevin Skadron, Mircea Stan, Ulf Schlichtmann, Subhasish Mitra*

## **83.3** - Increasing Soft Error Resilience by Software Transformation.....1149

*Michael Werner, Moomen Chaari, Devarajgowda Keerthikumara, Wolfgang Ecker*

## **84.1** - FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference.....1153

*Ruizhou Ding, Zeye Liu, Ting-Wu Chin, Diana Marculescu, Ronald Blanton*

## **84.2** - BiScaled-DNN: Quantizing Long-tailed Data-structures with Two Scale Factors for Deep Neural Networks.....1159

*Shubham Jain, Swagath Venkataramani, Vijayalakshmi Srinivasan, Jungwook Choi, Kailash Gopalakrishnan, Leland Chang*

## **84.3** - A None-Sparse Deep Learning Accelerator that Explores the Computation Redundancy in Neural Networks.....1165

*Ying Wang, Shengwen Liang, Huawei Li, Xiaowei Li*

## **84.4** - On the Complexity Reduction of Dense Layers from $O(N^2)$ to $O(N \log N)$ with Cyclic Sparsely Connected Layers.....1171

*Seyed-Morteza Hosseini, Mark Horton, Hirenkumar S Paneliya, Uttej Kallakuri, Tinoosh Mohsenin*

## **84.5** - Sensitivity Based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators.....1177

*Wonseok Choi, Dongyeob Shin, Jongsun Park, Swaroop Ghosh*

## **84.6** - St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs.....1183

*Duy-Thanh Nguyen, Nhut-Minh Ho, Ik-Joon Chang*

## **85.1** - FPGA/DNN Co-design: An Efficient Design Methodology for IoT Intelligence on the Edge.....1189

*Cong Hao, Xiaofan Zhang, Yuhong Li, Sitao Huang, Jinjun Xiong, KYLE J RUPNOW, Wen-mei Hwu, Deming Chen*

## **85.2** - Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA system.....1195

*Junzhong Shen, Deguang Wang, You Huang, mei wen, Chunyuan Zhang*

## **85.3** - Dr. BFS: Data-centric Breadth-first Search on FPGAs.....1201

*Eric Finnerty, Zach Sherer, Yan Luo, Hang Liu*

## **85.4** - Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns.....1207

*Jaeha Kung, Junki Park, Sehun Park, Jae-Joon Kim*

## **85.5** - Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis.....1213

*Yongchen Wang, Ying Wang, Huawei Li, Shi Cong, Xiaowei Li*



## Design Automation Conference 2019 Table of Contents

- 85.6** - Context-aware Convolutional Neural Network over Distributed System in Collaborative Computing.....1219  
*Jinhang Choi, Zeinab Hakimi, Philip W Shin, Jack Sampson, Vijaykrishnan Narayanan*
- 86.1** - The Best of Both Worlds: On Exploiting Bit-alterable NAND Flash for Lifetime and Read Performance Optimization.....1225  
*Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang*
- 86.2** - WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime.....1231  
*Shunzhuo Wang, Fei Wu, Chengmo Yang, Jiaona Zhou, Changsheng Xie, Jiguang Wan*
- 86.3** - ASCache: An Approximate SSD Cache for Error-tolerant Applications.....1237  
*Fei Li, Youyou Lu, Zhongjie Wu, Jiwu Shu*
- 86.4** - Leveraging Approximate Data for Robust Flash Storage.....1243  
*Qiao Li, Liang Shi, Jun Yang, Youtao Zhang, Chun Jason Xue*
- 87.1** - MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses.....1249  
*Jingsong Chen, Jinwei Liu, Gengjie Chen, Dan Zheng, Evangeline F.Y. Young*
- 87.2** - A DAG-based Algorithm for Obstacle-aware Topology-matching On-track Bus Routing.....1255  
*Chen-Hao Hsu, Shao-Chun Hung, Hao Chen, FAN-KENG SUN, Yao-Wen Chang*
- 87.3** - A Learning-based Recommender System for Autotuning Design Flows of Industrial High-performance Processors.....1261  
*Jihye Kwon, Matthew M Ziegler, Luca P Carloni*
- 87.4** - Painting on Placement: Forecasting Routing Congestion Using Conditional Generative Adversarial Nets.....1267  
*Cunxi Yu, Zhiru Zhang*
- 87.5** - Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition.....1273  
*Tao-Chun Yu, Shao-Yun Fang, Hsien-Shih Chiu, Kai-Shun Hu, Philip Hui-Yuh Tai, Chin-Fang Cindy Shen, Henry Sheng*
- 87.6** - FIT: Fill Insertion Considering Timing.....1279  
*Bentian Jiang, Xiaopeng Zhang, Ran Chen, Gengjie Chen, Peishan Tu, Wei Li, Evangeline F.Y. Young, Bei Yu*
- 88.1** - The Metric Matters: The Art of Measuring Trust in Electronics.....1285  
*Prabhat Mishra, Jonathan Cruz, Swarup Bhunia*
- 100.1** - Late Breaking Results: Authenticated Call Stack.....1289  
*Hans Liljestrand, Thomas Nyman, Jan-Erik Ekberg, N Asokan*
- 100.2** - Late Breaking Results:United We Stand: A Threshold Signature Scheme for Identifyingoutliers in PLCs.....1291  
*Urbi Chatterjee, Pranesh Santikellur, Rajat Sadhukhan, Vidya Govindan, Debdeep Mukhopadhyay, Rajat S Chakraborty*



## Design Automation Conference 2019 Table of Contents

- 100.3** - Late Breaking Results: Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs.....1293  
*Sonal Yadav, Vijay Laxmi, Manoj Singh Gaur, Hemangee K Kapoor*
- 100.4** - Late Breaking Results: How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?.....1295  
*Manaar Alam, Debdeep Mukhopadhyay*
- 100.5** - Late Breaking Results: Predicting DRC Violations Using Ensemble Random Forest Algorithm.....1297  
*Riadul Islam, Md Asif Shahjalal*
- 100.6** - Late Breaking Results: Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization.....1299  
*Kourosh Hakhamaneshi, Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, Vladimir M Stojanovic*
- 100.7** - Late Breaking Results: Distributed Timing Analysis at Scale.....1301  
*Tsung-Wei Huang, Chun-Xun Lin, Martin D.F. Wong*
- 100.8** - Late Breaking Results: Towards Practical Record and Replay for Mobile Applications.....1303  
*Onur Sahin, Assel Aliyeva, Ayse K Coskun, Manuel Egele, Hariharan Mathavan*
- 100.9** - Late Breaking Results: The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop.....1305  
*Zheng-Hong Zhang, Wei Chi, Shi-Yu Huang*
- 100.10** - Late Breaking Results: An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis.....1307  
*Po-Cheng Pan, Chien-Chia Huang, Hung-Ming Chen*
- 100.11** - Late Breaking Results: LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays.....1309  
*Bahar Asgari, Ramyad Hadidi, Hyesoon Kim, Sudhakar Yalamanchili*
- 100.12** - Late Breaking Results: Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing.....1311  
*Ramyad Hadidi, Jiashen Cao, Michael S Ryoo, Hyesoon Kim*
- 100.13** - Late Breaking Results: Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors.....1313  
*Pankaj Bhowmik, Md Jubaer Hossain H Pantho, Christophe Bobda*
- 100.14** - Late Breaking Results: Efficient Circuits for Quantum Search over 2D Square Lattice Architecture.....1315  
*Shaohan Hu, Dmitri Maslov, Marco Pistoia, Jay Gambetta*
- 100.15** - Late Breaking Results: SEDA - Single Exact Dual Approximate Adders for Approximate Processor.....1317  
*Chandan K Jha, Joyce Mekie*



## Design Automation Conference 2019 Table of Contents

**100.16** - Late Breaking Results: Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.....1319

*Xiaoming Chen, Longxiang Yin, Bosheng Liu, Yinhe Han*

**100.17** - Late Breaking Results: New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines..... 1321

*Tianshi Wang, Leon Wu, Jaijeet Roychowdhury*

**100.18** - Late Breaking Results: Internal Structure Aware RDF Data Management in SSDs.....1323

*Renhai Chen, Qiming Guan, Guohua Yan, Zhiyong Feng*