

# **2019 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP 2019)**

**Las Vegas, Nevada, USA  
1 – 2 June 2019**



**IEEE Catalog Number: CFP19SLP-POD  
ISBN: 978-1-7281-2819-1**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19SLP-POD
ISBN (Print-On-Demand):	978-1-7281-2819-1
ISBN (Online):	978-1-7281-2818-4

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>COMMUNICATION CONSIDERATIONS FOR SILICON INTERCONNECT FABRIC</b> .....	1
<i>Boris Vaisband ; Subramanian S. Iyer</i>	
<b>AN ANALYTICAL APPROACH FOR TIME-DIVISION MULTIPLEXING OPTIMIZATION IN MULTI-FPGA BASED SYSTEMS</b> .....	7
<i>Chak-Wa Pui ; Gang Wu ; Freddy Y. C. Mang ; Evangeline F. Y. Young</i>	
<b>INVESTIGATION OF COST-OPTIMAL NETWORK-ON-CHIP FOR PASSIVE AND ACTIVE INTERPOSER SYSTEMS</b> .....	15
<i>Dylan Stow ; Itir Akgun ; Yuan Xie</i>	
<b>SECURITY NETWORK ON-CHIP FOR MITIGATING SIDE-CHANNEL ATTACKS</b> .....	23
<i>Farid Kenarangi ; Inna Partin-Vaisband</i>	
<b>DISTRIBUTED DIGITAL LOW-DROPOUT REGULATORS WITH PHASE INTERLEAVING FOR ON-CHIP VOLTAGE NOISE MITIGATION</b> .....	29
<i>Longfei Wang ; Ragh Kuttappa ; Baris Taskin ; Selçuk Köse</i>	
<b>BUS-INVERT CODING AS A LOW-POWER COUNTERMEASURE AGAINST CORRELATION POWER ANALYSIS ATTACK</b> .....	34
<i>M. Ali Vosoughi ; Longfei Wang ; Selçuk Köse</i>	
<b>A NOVEL PUF ARCHITECTURE AGAINST NON-INVASIVE ATTACKS</b> .....	39
<i>Yiming Wen ; Sayyed Farid Ahamed ; Weize Yu</i>	
<b>FSNOC: SAFE NETWORK-ON-CHIP DESIGN WITH PACKET LEVEL LOCK STEPPING</b> .....	44
<i>Zheng Xu ; Jacob Abraham</i>	
<b>Author Index</b>	