

2019 IEEE Custom Integrated Circuits Conference (CICC 2019)

**Austin, Texas, USA
14-17 April 2019**

Pages 1-559



**IEEE Catalog Number: CFP19CIC-POD
ISBN: 978-1-5386-9396-4**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19CIC-POD
ISBN (Print-On-Demand):	978-1-5386-9396-4
ISBN (Online):	978-1-5386-9395-7
ISSN:	0886-5930

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DIGITALLY-INTENSIVE FAST FREQUENCY MODULATORS FOR FMCW RADARS IN CMOS (INVITED PAPER)	1
<i>Dmytro Chetniak ; Carlo Samori ; Salvatore Levantino</i>	
AN MM-WAVE SYNTHESIZER WITH LOW IN-BAND NOISE AND ROBUST LOCKING REFERENCE-SAMPLING PLL	9
<i>Dongyi Liao ; Yucai Zhang ; Zhenqi Chen ; Yanjie Wang ; Fa Foster Dai</i>	
A 1.6-TO-3.0-GHZ FRACTIONAL-N MDLL WITH A DIGITAL-TO-TIME CONVERTER RANGE-REDUCTION TECHNIQUE ACHIEVING 397FS JITTER AT 2.5-MW POWER	13
<i>Alessio Santiccioli ; Mario Mercandelli ; Andrea L. Lacaita ; Carlo Samori ; Salvatore Levantino</i>	
A 280-325 GHZ FREQUENCY MULTIPLIER CHAIN WITH 2.5 DBM PEAK OUTPUT POWER	17
<i>Peigen Chen ; Jixin Chen ; Pinpin Yan ; Zhe Chen ; Debin Hou ; Wei Hong</i>	
A 52-DB SELF-INTERFERENCE REJECTION RECEIVER USING RF CODE-DOMAIN SIGNAL PROCESSING	21
<i>Ahmed Hamza ; Hussam Alshammary ; Cameron Hill ; James Buckwalter</i>	
AN HDL-DESCRIBED FULLY-SYNTHESIZABLE SUB-GHZ IOT TRANSCEIVER WITH RING OSCILLATOR BASED FREQUENCY SYNTHESIZER AND DIGITAL BACKGROUND EVM CALIBRATION	25
<i>Bangan Liu ; Yuncheng Zhang ; Junjun Qiu ; Wei Deng ; Zule Xu ; Haosheng Zhang ; Jian Pang ; Yun Wang ; Rui Wu ; Teruki Someya ; Atsushi Shirane ; Kenichi Okada</i>	
A SINGLE-CHANNEL RF-TO-BITS 36GBPS 8PSK RX WITH DIRECT DEMODULATION IN RF DOMAIN	29
<i>Hossein Mohammadnezhad ; Huan Wang ; Andreia Cathelin ; Payam Heydari</i>	
AN LPTV NOISE CANCELLATION TECHNIQUE FOR A 0.9-V FILTERING-BY-ALIASING RECEIVER FRONT-END WITH >67-DB STOPBAND REJECTION	33
<i>Shi Bu ; Sameed Hameed ; Sudhakar Pamarti</i>	
A 10B 1.6GS/S 12.2MW 7/8-WAY SPLIT TIME-INTERLEAVED SAR ADC WITH DIGITAL BACKGROUND MISMATCH CALIBRATION	37
<i>Mingqiang Guo ; Jiaji Mao ; Sai-Weng Sin ; Hegong Wei ; R. P. Martins</i>	
A 280MS/S 12B SAR-ASSISTED HYBRID ADC WITH TIME DOMAIN SUB-RANGE QUANTIZER IN 45NM CMOS	41
<i>Zhan Su ; Hechen Wang ; Haoyi Zhao ; Zhenqi Chen ; Yanjie Wang ; Fa Foster Dai</i>	
A 10-B 320-MS/S DUAL-RESIDUE PIPELINED SAR ADC WITH BINARY SEARCH CURRENT INTERPOLATOR	45
<i>Kang-Il Cho ; Yong-Sik Kwak ; Ho-Jin Kim ; Jun-Ho Boo ; Seung-Hoon Lee ; Gil-Cho Ahn</i>	
A 7B 2.6MW 900MS/S NONBINARY 2-THEN-3B/CYCLE SAR ADC WITH BACKGROUND OFFSET CALIBRATION	49
<i>Dengquan Li ; Jiaxin Liu ; Haoyu Zhuang ; Zhangming Zhu ; Yintang Yang ; Nan Sun</i>	
A 3MW 6B 4GS/S SUBRANGING ADC WITH ADAPTIVE OFFSET-ADJUSTABLE COMPARATORS	53
<i>Chung-Ming Yang ; Tai-Haur Kuo</i>	
A 2-WAY 7.3-BIT 10 GS/S TIME-BASED FOLDING ADC WITH PASSIVE PULSE-SHRINKING CELLS	57
<i>Mohsen Hassanpourghadi ; Mike Shuo-Wei Chen</i>	
A GENERATED 7GS/S 8B TIME-INTERLEAVED SAR ADC WITH 38.2DB SNDR AT NYQUIST IN 16NM CMOS FINFET	61
<i>Jaeduk Han ; Eric Chang ; Stevo Bailey ; Zhongkai Wang ; Woorham Bae ; Angie Wang ; Nathan Narevsky ; Amy Whitcombe ; Pengpeng Lu ; Borivoje Nikolic ; Elad Alon</i>	
DISTRIBUTED MICROSCALE BRAIN IMPLANTS WITH WIRELESS POWER TRANSFER AND MBPS BI-DIRECTIONAL NETWORKED COMMUNICATIONS	65
<i>Vincent W. Leung ; Lingxiao Cui ; Sravya Alluri ; Jihun Lee ; Jiannan Huang ; Ethan Mok ; Steven Shellhammer ; Ramesh Rao ; Peter Asbeck ; Patrick P. Mercier ; Lawrence Larson ; Arto Nurmikko ; Farah Laiwalla</i>	
A CMOS 2D TRANSMIT BEAMFORMER WITH INTEGRATED PZT ULTRASOUND TRANSDUCERS FOR NEUROMODULATION	69
<i>Tiago Costa ; Chen Shi ; Kevin Tien ; Kenneth L. Shepard</i>	
UNDERSTANDING BODY CHANNEL COMMUNICATION - A REVIEW: FROM HISTORY TO THE FUTURE APPLICATIONS	73
<i>Jaeeun Jang ; Joonsung Bae ; Hoi-Jun Yoo</i>	

AN 8-CHANNEL 2.1μW 0.017MM² 0.04% GAIN MISMATCH BIO-POTENTIAL RECORDING AFE USING GROUP-CHOPPING TECHNIQUE	81
<i>Tao Tang ; Jeonghoan Park ; Lian Zhang ; Kian Ann Ng ; Jerald Yoo</i>	
A 0.6-MM² POWERING AND DATA TELEMETRY SYSTEM COMPATIBLE WITH ULTRASOUND B-MODE IMAGING FOR FREELY MOVING BIOMEDICAL SENSOR SYSTEMS	85
<i>Yihan Zhang ; Kenneth L. Shepard</i>	
A 20.1-μW 1.8-GHZ NEAR-FIELD DIELECTRIC PLETHYSMOGRAPHY (NF-DPG) HEART-RATE SENSOR WITH TIME-BASED EDGE SAMPLING	89
<i>Jun-Chau Chien</i>	
2D MAGNETIC SENSOR ARRAY FOR REAL-TIME CELL TRACKING AND MULTI-SITE DETECTION WITH INCREASED ROBUSTNESS AND FLOW-RATE	93
<i>Hao Tang ; Suresh Venkatesh ; Zhongtian Lin ; Xuyang Lu ; Hooman Saeidi ; Gulam M. Rather ; Joseph R. Bertino ; Chen-Yong Lin ; Mehdi Javanmard ; Kaushik Sengupta</i>	
TIME DOMAIN NIRS OPTODE BASED ON NULL/SMALL SOURCE-DETECTOR DISTANCE FOR WEARABLE APPLICATIONS	97
<i>Sreenil Saha ; Samuel Burri ; Claudio Bruschini ; Edoardo Charbon ; Frederic Lesage ; Mohamad Sawan</i>	
CMOS ANNEALING MACHINE: AN IN-MEMORY COMPUTING ACCELERATOR TO PROCESS COMBINATORIAL OPTIMIZATION PROBLEMS	105
<i>Masanao Yamaoka ; Takuya Okuyama ; Masato Hayashi ; Chihiro Yoshimura ; Takashi Takemoto</i>	
AN SRAM-BASED ACCELERATOR FOR SOLVING PARTIAL DIFFERENTIAL EQUATIONS	113
<i>Thomas Chen ; Jacob Botimer ; Teyuh Chou ; Zhengya Zhang</i>	
A HIGHLY RELIABLE SRAM PUF WITH A CAPACITIVE PRESELECTION MECHANISM AND PRE-ECC BER OF 7.4E-10	117
<i>Avi Miller ; Yizhak Shifman ; Yoav Weizman ; Osnat Keren ; Joseph Shor</i>	
AREA-EFFICIENT TRANSPARENT 6T SRAM FOR FAST ONLINE LEARNING IN NEUROMORPHIC PROCESSORS	121
<i>Jongun Koo ; Jinseok Kim ; Sungju Ryu ; Chulsoo Kim ; Jae-Joon Kim</i>	
ON-CHIP PHYSICAL ATTACK PROTECTION CIRCUITS FOR HARDWARE SECURITY (INVITED PAPER)	125
<i>Makoto Nagata ; Takuji Miki ; Noriyuki Miura</i>	
BSIM-BULK: ACCURATE COMPACT MODEL FOR ANALOG AND RF CIRCUIT DESIGN	131
<i>Chetan Gupta ; Ravi Goel ; Harshit Agarwal ; Chenming Hu ; Yogesh Singh Chauhan</i>	
LOW-SWING LINKS WITH DYNAMIC ENERGY-QUALITY TRADE-OFF FOR ERROR-RESILIENT APPLICATIONS	139
<i>Viveka Konandur Rajanna ; Massimo Alioto</i>	
A COUNTER BASED ADC NON-LINEARITY MEASUREMENT CIRCUIT AND ITS APPLICATION TO RELIABILITY TESTING	143
<i>Gyusung Park ; Minsu Kim ; Nakul Pande ; Po-Wei Chiu ; Jeehwan Song ; Chris H. Kim</i>	
DESIGN-FOR-SAFETY FOR AUTOMOTIVE IC DESIGN: CHALLENGES AND OPPORTUNITIES	147
<i>Alessandra Nardi ; Samir Camdzic ; Antonino Armato ; Francesco Lertora</i>	
A 2.25PJ/BIT MULTI-LANE TRANSCEIVER FOR SHORT REACH INTRA-PACKAGE AND INTER-PACKAGE COMMUNICATION IN 16NM FINFET	155
<i>Marc Erett ; Declan Carey ; Ronan Casey ; James Hudner ; Kevin Geary ; Ted Lee ; Mayank Raj ; Hongtao Zhang ; Arianne Roldan ; Hongyuan Zhao ; Ping-Chuan Chiang ; Haibing Zhao ; Nakul Narang ; Pedro Neto ; Bruce Xu ; Winson Lin ; Kee Hian Tan ; Yohan Frans ; Ken Chang</i>	
A 13.6-16GB/S WIRELINE TRANSCEIVER WITH DICODE ENCODING AND SEQUENCE DETECTION DECODING FOR EQUALIZING 24.2DB WITH 2.56PJ/BIT IN 65NM CMOS	163
<i>Yusang Chun ; Tejasvi Anand</i>	
A 12.8-GBAUD ADC-BASED NRZ/PAM4 RECEIVER WITH EMBEDDED TUNABLE IIR EQUALIZATION FILTER ACHIEVING 2.43-PJ/B IN 65NM CMOS	167
<i>Jae-Won Nam ; Mike Shuo-Wei Chen</i>	
A 32 GB/S SIMULTANEOUS BIDIRECTIONAL SOURCE-SYNCHRONOUS TRANSCEIVER WITH ADAPTIVE ECHO CANCELLATION IN 28NM CMOS	171
<i>Yang-Hang Fan ; Ankur Kumar ; Takayuki Iwai ; Ashkan Roshan-Zamir ; Shengchang Cai ; Bo Sun ; Samuel Palermo</i>	
A 30GB/S 2X HALF-BAUD-RATE CDR	175
<i>Danny Yoo ; Mohammad Bagherbeik ; Wahid Rahman ; Ali Sheikholeslami ; Hirotaka Tamura ; Takayuki Shibasaki</i>	

MILLIMETER-WAVE TRANSCEIVERS FOR WIRELESS COMMUNICATION, RADAR, AND SENSING (INVITED PAPER)	179
<i>Aritra Banerjee ; Kristof Vaesen ; Akshay Visweswaran ; Khaled Khalaf ; Qixian Shi ; Steven Brebels ; Davide Guermandi ; Cheng-Hsueh Tsai ; Johan Nguyen ; Alaa Medra ; Yao Liu ; Giovanni Mangraviti ; Orges Furchi ; Bert Gyselinckx ; Andre Bourdoux ; Jan Craninckx ; Piet Wambacq</i>	
A 40/30 MS/S DUAL-MODE PIPELINED ADC WITH ERROR AVERAGING TECHNIQUES IN 90NM CMOS ACHIEVING 71.2/74.5 DB SNDR OVER THE ENTIRE NYQUIST BANDWIDTH	190
<i>Tsung-Chih Hung ; Tai-Haur Kuo</i>	
A 4MS/S 10B SAR ADC WITH INTEGRATED CLASS-A BUFFERS IN 65NM CMOS WITH NEAR RAIL-TO-RAIL INPUT USING A SINGLE 1.2V SUPPLY	194
<i>Harijot Singh Bindra ; Anne-Johan Annema ; Gerard Wienk ; Bram Nauta ; Simon M. Louwsma</i>	
0.9V, 79.7DB SNDR, 2MHZ-BW, HIGHLY LINEAR OTA-LESS 1-1 MASH VCO-BASED $\Delta\Sigma$ ADC WITH A NOVEL PHASE QUANTIZATION NOISE EXTRACTION TECHNIQUE	198
<i>Hamidreza Maghami ; Pedram Payandehnia ; Hossein Mirzaie ; Ramin Zanbaghi ; Siladitya Dey ; Justin Goins ; Kartikeya Mayaram ; Terri S. Fiez</i>	
A 12 MHZ BW, 80 DB SNDR, 83 DB DR, 4TH ORDER CT-$\Delta\Sigma$ MODULATOR WITH 2ND ORDER NOISE-SHAPING AND PIPELINED SAR-VCO BASED QUANTIZER	202
<i>Siladitya Dey ; Kartikeya Mayaram ; Terri Fiez</i>	
A 2MHZ BW BUFFER-EMBEDDED NOISE-SHAPING SAR ADC ACHIEVING 73.8DB SNDR AND 87.3DB SFDR	206
<i>Taewoong Kim ; Youngcheol Chae</i>	
A 10B 120MS/S SAR ADC WITH REFERENCE RIPPLE CANCELLATION TECHNIQUE	210
<i>Xiyuan Tang ; Yi Shen ; Linxiao Shen ; Wenda Zhao ; Zhangming Zhu ; Visvesh Sathe ; Nan Sun</i>	
A 60-FJ/STEP 11-ENOB VCO-BASED CTDSM SYNTHESIZED FROM DIGITAL STANDARD CELL LIBRARY	214
<i>Shaolan Li ; Biying Xu ; David Z. Pan ; Nan Sun</i>	
A 20 KHZ BANDWIDTH RESISTIVE DAC WITH 135 DBA DYNAMIC RANGE AND 125 DB THD	218
<i>Ayman Shabra ; Padraig Cooney ; Adalberto Cantoni ; Joshua Bamford ; Stacy Ho ; Michael Ashburn</i>	
A MULTI-PORT DUAL POLARIZED ANTENNA COUPLED MM-WAVE CMOS RECEIVER WITH ELEMENT-LEVEL PATTERN AND NOTCH PROGRAMMABILITY AND PASSIVE INTERFERER REJECTION CAPABILITY	222
<i>Xuyang Lu ; Xue Wu ; Hooman Saeidi ; Kaushik Sengupta</i>	
FULLY INTEGRATED SOLUTIONS FOR HIGH RESOLUTION TERAHERTZ IMAGING (INVITED)	226
<i>Ali Mostajeran ; Hamidreza Aghasi ; S. M. Hossein Naghavi ; Ehsan Afshari</i>	
A MICROWAVE-OPTICAL BIOSENSOR WITH 5.4PPM LABEL/REFERENCE-FREE LONG-TERM STABILITY AND SINGLE PHOTON SENSITIVITY IN 28NM BULK CMOS	234
<i>Luya Zhang ; Ali Ameri ; Mekhail Anwar ; Ali M. Niknejad</i>	
A 2-IN-1 TEMPERATURE AND HUMIDITY SENSOR ACHIEVING 62 FJ-K² AND 0.83 PJ-(%RH)²	238
<i>Haowei Jiang ; Chih-Cheng Huang ; Matthew Chan ; Drew A. Hall</i>	
A WEARABLE REAL-TIME CMOS DOSIMETER WITH INTEGRATED ZERO-BIAS FLOATING-GATE SENSOR AND AN 861NW 18-BIT ENERGY-RESOLUTION SCALABLE TIME-BASED RADIATION TO DIGITAL CONVERTER	242
<i>Baibhab Chatterjee ; Charilaos Mousoulis ; Shovan Maity ; Anurag Kumar ; Sean Scott ; Daniel Valentino ; Dimitrios Peroulis ; Shreyas Sen</i>	
FLEXIBLE 16NJ/C.S. 134S/S 6B MIM C-2C ADC USING DUAL GATE SELF-ALIGNED UNIPOLAR METAL-OXIDE TFTS	246
<i>Nikolas Papadopoulos ; Soeren Steudel ; Auke Jisk Kronemeijer ; Marc Ameys ; Kris Myny</i>	
THREE-DIMENSIONAL INTEGRATION (3DI) WITH BUMPLESS INTERCONNECTS FOR TERA-SCALE GENERATION: HIGH SPEED, LOW POWER, AND ULTRA-SMALL OPERATING PLATFORM	250
<i>Koji Sakui ; Takayuki Ohba</i>	
A 100-120GHZ 20GBPS BITS-TO-RF 16QAM TRANSMITTER USING 1-BIT DIGITAL-TO-ANALOG INTERFACE	256
<i>Huan Wang ; Hossein Mohammadnezhad ; Damla Dimlioglu ; Payam Heydari</i>	
A SUB 1μW SWITCHED SOURCE + CAPACITOR ARCHITECTURE FREE OF TOP/BOTTOM PLATE PARASITIC SWITCHING LOSS ACHIEVING PEAK EFFICIENCY OF 80.66% AT A REGULATED 1.8V OUTPUT IN 180NM	260
<i>M. Megahed ; Y. Ramadass ; T. Anand</i>	

AN 83MA 96.8% PEAK EFFICIENCY 3-LEVEL BOOST CONVERTER WITH FULL-RANGE AUTO-CAPACITOR-CALIBRATING PULSE FREQUENCY MODULATION	264
<i>Wen Chuen Liu ; Robert Pilawa-Podgurski ; Pei Han Ng</i>	
A LOW COST 100 MHZ 2-STAGE PSIP AND EVOLUTION TO A CO-PACKAGED/FULLY-INTEGRATED VOLTAGE REGULATOR FOR SOC POWER DELIVERY	268
<i>James T. Doyle ; Jonathon C. Stiff ; Santosh Kulkarni ; Aysel Yildiz</i>	
A MONOLITHIC I^2V^2-CONTROLLED DUAL-PHASE LED MATRIX DRIVER FOR AUTOMOTIVE ADAPTIVE DRIVING BEAM (ADB) HEADLIGHTING	276
<i>Yong Qu ; Wei Shu ; Joseph S. Chang</i>	
A 17V-TO-45V INPUT 25μW-TO-10MW OUTPUT POWER, 90.2%-PEAK-EFFICIENCY SC DC-DC CONVERTER WITH RECURSIVE OUTPUT CONNECTION FOR HIGH-VOLTAGE ENERGY HARVESTING	280
<i>Hassan Saif ; Muhammad Bilawal Khan ; Yoonmyung Lee</i>	
A 3.5MV INPUT, 82% PEAK EFFICIENCY BOOST CONVERTER WITH LOSS-OPTIMIZED MPPT AND 50MV INTEGRATED COLD-START FOR THERMOELECTRIC ENERGY HARVESTING	284
<i>Soumya Bose ; Tejasvi Anand ; Matthew L. Johnston</i>	
LOW-COST FULLY AUTONOMOUS PIEZOELECTRIC ENERGY HARVESTING INTERFACE CIRCUIT WITH UP TO 6.14X POWER CAPACITY GAIN	288
<i>Berkay Çiftçi ; Salar Chamanian ; Hasan Ulusun ; Halil Andaç Yigit ; Aziz Koyuncuoglu ; Ali Muhtaroglu ; Haluk Külah</i>	
A 1–10MHZ FREQUENCY-AWARE CMOS ACTIVE RECTIFIER WITH DUAL-LOOP ADAPTIVE DELAY COMPENSATION AND >230 MW OUTPUT POWER FOR CAPACITIVELY POWERED BIOMEDICAL IMPLANTS	292
<i>Reza Erfani ; Fatemeh Marefat ; Pedram Mohseni</i>	
MAGNETIC-TUNING MILLIMETER-WAVE CMOS OSCILLATORS (INVITED PAPER)	296
<i>Xiaolong Liu ; Zhiqiang Huang ; Jun Yin ; Howard C. Luong</i>	
A COMPACT 275 GHZ HARMONIC VCO WITH -2.6 DBM OUTPUT POWER IN A 130 NM SIGE PROCESS	304
<i>Somayeh Khyabani ; Hamid Khatibi ; Ehsan Afshari</i>	
A 219-TO-238-GHZ COUPLED STANDING-WAVE VCO WITH 3.4-DBM PEAK OUTPUT POWER IN 65NM CMOS	308
<i>Hossein Jalili ; Omeed Momeni</i>	
A 0.3V, 35% TUNING-RANGE, 60KHZ $1/f^3$-CORNER DIGITALLY CONTROLLED OSCILLATOR WITH VERTICALLY INTEGRATED SWITCHED CAPACITOR BANKS ACHIEVING FOM_T OF -199 DB IN 28-NM CMOS	312
<i>Jianglin Du ; Yizhe Hu ; Teerachot Siriburanon ; Robert Bogdan Staszewski</i>	
A LOW POWER SUB-HARMONIC SELF-OSCILLATING MIXER WITH 16.8DB CONVERSION LOSS AT 310GHZ IN 65NM CMOS	316
<i>Yukun Zhu ; Hao Wang ; Kai Kang ; Omeed Momeni</i>	
A 55NM 50NJ/ENCODE 13NJ/DECODE HOMOMORPHIC ENCRYPTION CRYPTO-ENGINE FOR IOT NODES TO ENABLE SECURE COMPUTATION ON ENCRYPTED DATA	320
<i>Insik Yoon ; Ningyuan Cao ; Anvesha Amaravati ; Arijit Raychowdhury</i>	
A METAL-VIA RESISTANCE BASED PHYSICALLY UNCLONABLE FUNCTION WITH 1.18% NATIVE INSTABILITY	324
<i>Beomsoo Park ; Mark Tehranipoor ; Domenic Forte ; Nima Maghari</i>	
ENABLING UBIQUITOUS HARDWARE SECURITY VIA ENERGY-EFFICIENT PRIMITIVES AND SYSTEMS (INVITED PAPER)	328
<i>Massimo Alioto ; Sachin Taneja</i>	
A 225-950MV 1.5TBPS/W WHIRLPOOL HASHING ACCELERATOR FOR SECURE AUTOMOTIVE PLATFORMS IN 14NM CMOS	336
<i>Vikram Suresh ; Sudhir Satpathy ; Raghavan Kumar ; Mark Anders ; Himanshu Kaul ; Amit Agarwal ; Steven Hsu ; Ram Krishnamurthy ; Sanu Mathew</i>	
A 0.84PJ/CYCLE WHEATSTONE BRIDGE BASED CMOS RC OSCILLATOR WITH RECONFIGURABLE FREQUENCIES	340
<i>Peiyu Chen ; Dai Li ; Zhanghao Yu ; Qing Jin ; Kaiyuan Yang</i>	
A 107 μW MEDRADIO INJECTION-LOCKED CLOCK MULTIPLIER WITH A CTAT-BIASED 126 PPM/$^{\circ}$C RING OSCILLATOR	344
<i>Somok Mondal ; Drew A. Hall</i>	
A 2.4-GHZ $\Delta\Sigma$ FRACTIONAL-N SYNTHESIZER WITH SPACE-TIME AVERAGING FOR NOISE REDUCTION	348
<i>Yanlong Zhang ; Arindam Sanyal ; Xing Quan ; Kailin Wen ; Xiyuan Tang ; Gang Jin ; Li Geng ; Nan Sun</i>	

A 68/36PPM/°C TC 32.768KHZ-TO-1MHZ RC-BASED OSCILLATOR WITH 72/6PJ START-UP ENERGY	352
<i>Hector Gomez ; Julian Arenas ; Camilo Rojas ; David Reyes ; Alex Mantilla ; Elkim Roa</i>	
OPTIMO: A 65NM 270MHZ 143.2MW PROGRAMMABLE SPATIAL-ARRAY-PROCESSOR WITH A HIERARCHICAL MULTI-CAST ON-CHIP NETWORK FOR SOLVING DISTRIBUTED OPTIMIZATIONS	356
<i>Muya Chang ; Li-Hsiang Lin ; Justin Romberg ; Arijit Raychowdhury</i>	
A 2048-NEURON SPIKING NEURAL NETWORK ACCELERATOR WITH NEURO-INSPIRED PRUNING AND ASYNCHRONOUS NETWORK ON CHIP IN 40NM CMOS	360
<i>Sung-Gun Cho ; Edith Beigné ; Zhengya Zhang</i>	
A 220-900MV 179MCODE/S 36PJ/CODE CANONICAL HUFFMAN ENCODER FOR DEFLATE COMPRESSION IN 14NM CMOS	364
<i>Sudhir Satpathy ; Vikram Suresh ; Raghavan Kumar ; Vinodh Gopal ; James Guilford ; Kirk Yap ; Mark Anders ; Himanshu Kaul ; Amit Agarwal ; Steven Hsu ; Ram Krishnamurthy ; Sanu Mathew</i>	
A 0.5 V 2.5 μW/MHZ MICROCONTROLLER WITH ANALOG-ASSISTED ADAPTIVE BODY BIAS PVT COMPENSATION WITH 3.13 NW/KB SRAM RETENTION IN 55NM DEEPLY-DEPLETED CHANNEL CMOS	368
<i>Marc Pons ; Christoph Thomas Müller ; David Ruffieux ; Jean-Luc Nagel ; Stéphane Emery ; Andreas Burg ; Shuuji Tanahashi ; Yoshitaka Tanaka ; Atsushi Takeuchi</i>	
A 1.2 V SINGLE SUPPLY HYBRID CURRENT-/VOLTAGE-MODE THREE-WAY DIGITAL DOHERTY PA WITH BUILT-IN LARGE-SIGNAL PHASE COMPENSATION ACHIEVING LESS-THAN 5° AM-PM	372
<i>Doohwan Jung ; Jongseok Park ; Sensen Li ; Tzu-Yuan Huang ; Huan Zhao ; Hua Wang</i>	
AN 8.5-11 GHZ CMOS TRANSMITTER WITH >19 DBM OP_{IDB} AND 24% EFFICIENCY	376
<i>Jinbo Li ; Ran Shu ; Qun Jane Gu</i>	
A WIDEBAND SAW-LESS TRANSMITTER OPERATING IN CLOSED-LOOP WITH EMBEDDED N-PATH FILTERING	380
<i>A. Coccia ; D. Manstretta ; R. Castello ; Luca Fanori</i>	
A 7×7×2MM³ 8.6-μW 500-KB/S TRANSMITTER WITH ROBUST INJECTION-LOCKING BASED FREQUENCY-TO-AMPLITUDE CONVERSION RECEIVER TARGETING FOR IMPLANTABLE APPLICATIONS	384
<i>Bo Xiong ; Yida Li ; Aaron Voon-Yew Thean ; Chun-Huat Heng</i>	
A 0.025-MM² 0.8-V 78.5DB-SNDR VCO-BASED SENSOR READOUT CIRCUIT IN A HYBRID PLL-ΔΣM STRUCTURE	388
<i>Shaolan Li ; Wenda Zhao ; Biying Xu ; Xiangxing Yang ; Xiyuan Tang ; Linxiao Shen ; Nanshu Lu ; David Z. Pan ; Nan Sun</i>	
A 640 PW 22 PJ/SAMPLE GATE LEAKAGE-BASED DIGITAL CMOS TEMPERATURE SENSOR WITH 0.25°C RESOLUTION	391
<i>Daniel S. Truesdell ; Benton H. Calhoun</i>	
HIGH-Q TIMING AND INERTIAL MEASUREMENT UNIT CHIP (TIMU) WITH 3D WAFER-LEVEL PACKAGING	395
<i>Farrokh Ayazi ; Haoran Wen ; Yaesuk Jeong ; Pranav Gupta ; Anosh Daruwalla ; Chang-Shun Liu</i>	
A 9-BIT RESISTOR-BASED ALL-DIGITAL TEMPERATURE SENSOR WITH A SAR-QUANTIZATION EMBEDDED DIFFERENTIAL LOW-PASS FILTER IN 65NM CMOS CONSUMING 57PJ WITH A 2.5μS CONVERSION TIME	403
<i>Aili Wang ; Chixiao Chen ; C. -J. Richard Shi</i>	
SPATIAL TEMPERATURE SENSOR WITH DISTRIBUTED MASH MODULATORS	407
<i>Hon-Piu Lam ; Wing-Hung Ki</i>	
A HIGH DYNAMIC RANGE CMOS-MEMS ACCELEROMETER ARRAY WITH DRIFT COMPENSATION AND FINE-GRAIN OFFSET COMPENSATION	411
<i>Xiaoliang Li ; Vincent P. J. Chung ; Metin G. Guney ; Tamal Mukherjee ; Gary K. Fedder ; Jeyanandh Paramesh</i>	
A 14NV/√HZ 14μW CHOPPER INSTRUMENTATION AMPLIFIER WITH DYNAMIC OFFSET ZEROING (DOZ) TECHNIQUE FOR RIPPLE REDUCTION	415
<i>Liang Fang ; Ping Gui</i>	
A 5GHZ 245F_{RMS} 8MW RING OSCILLATOR-BASED DIGITAL FREQUENCY SYNTHESIZER	419
<i>Amr Khashaba ; Ahmed Elkholy ; Karim M. Megawer ; Mostafa Ahmed ; Pavan Kumar Hanumolu</i>	
A 2-TO-20 GHZ MULTI-PHASE CLOCK GENERATOR WITH PHASE INTERPOLATORS USING INJECTION-LOCKED OSCILLATION BUFFERS FOR HIGH-SPEED IOS IN 16NM FINFET	423
<i>Sanquan Song ; John Poulton ; Xi Chen ; Brian Zimmer ; Stephen G. Tell ; Walker J. Turner ; Sudhir S. Kudva ; Nikola Nedovic ; John Wilson ; C. Thomas Gray ; William J. Dally</i>	

A 14-GHZ BANG-BANG DIGITAL PLL WITH SUB-150FS INTEGRATED JITTER FOR WIRELINE APPLICATIONS IN 7NM FINFET	427
<i>Dirk Pfaff ; Robert Abbott ; Xin-Jie Wang ; Babak Zamanlooy ; Shahaboddin Moazzeni ; Raleigh Smith ; Chih-Chang Lin</i>	
A 5GHZ 200KHZ/5000PPM SPREAD-SPECTRUM CLOCK GENERATOR WITH CALIBRATION-FREE TWO-POINT MODULATION USING A NESTED-LOOP BBPLL	431
<i>Xiaohua Huang ; Kunnong Zeng ; Yuguang Liu ; Woogeun Rhee ; Taeik Kim ; Zhihua Wang</i>	
VOLTAGE-FOLLOWER COUPLING QUADRATURE OSCILLATOR WITH EMBEDDED PHASE-INTERPOLATOR IN 16NM FINFET	435
<i>Xi Chen ; Sanquan Song ; John Poulton ; Nikola Nedovic ; Brian Zimmer ; Stephen Tell ; C. Thomas Gray</i>	
A 1.5PJ/BIT, 5-TO-10GBPS FORWARDED-CLOCK I/O WITH PER-LANE CLOCK DE-SKEW IN A LOW POWER 28NM CMOS PROCESS	439
<i>Anup Jose ; Valentin Abramzon ; Mohamed Elzeftawi ; Michael Wang ; Kyunglok Kim ; Younghoon Song ; Shiva Moballegheh ; Jalil Kamali ; Amir Amirkhany</i>	
ADVANCED MULTIPHASING: PUSHING THE ENVELOPE OF FULLY INTEGRATED POWER CONVERSION	443
<i>Nicolas Butzen ; Michiel Steyaert</i>	
A BATTERY-CONNECTED SYMMETRIC MODIFIED MULTILEVEL LADDER CONVERTER ACHIEVING 0.45W/MM² POWER DENSITY AND 90% PEAK EFFICIENCY	451
<i>Abdullah Abdulslam ; Bao Huu Lam ; Patrick P. Mercier</i>	
A MULTI-MODE DC-DC CONVERTER FOR DIRECT BATTERY-TO-SILICON HIGH TENSION POWER DELIVERY IN 65NM CMOS	455
<i>Saurabh Chaubey ; Ramesh Harjani</i>	
DEVELOPMENT OF GAN MONOLITHIC INTEGRATED CIRCUITS FOR POWER CONVERSION	459
<i>Yung C. Liang ; Ruize Sun ; Yee-Chia Yeo ; Cezhou Zhao</i>	
A SUB-1V ANALOG-ASSISTED INVERTER-BASED DIGITAL LOW-DROPOUT REGULATOR WITH A FAST RESPONSE TIME AT 25MA/100PS AND 99.4% CURRENT EFFICIENCY	463
<i>Bai Nguyen ; Nghia Tang ; Zhiyuan Zhou ; Wookpyo Hong ; Deukhyoun Heo ; Yangyang Tang ; Philipp Zhang</i>	
AN ANALOG-PROPORTIONAL DIGITAL-INTEGRAL MULTI-LOOP DIGITAL LDO WITH FAST RESPONSE, IMPROVED PSR AND ZERO MINIMUM LOAD CURRENT	467
<i>Mo Huang ; Yan Lu</i>	
A CHARGE-PUMP-BASED DIGITAL LDO EMPLOYING AN AC-COUPLED HIGH-Z FEEDBACK LOOP TOWARDS A SUB-4FS FOM AND A 105,000X STABLE DYNAMIC CURRENT RANGE	471
<i>Xiaoyang Wang ; Patrick P. Mercier</i>	
DISTRIBUTED NETWORK OF LDO MICROREGULATORS PROVIDING SUBMICROSECOND DVFS AND IR DROP COMPENSATION FOR A 24-CORE MICROPROCESSOR IN 14NM SOI CMOS	475
<i>Miguel E. Perez ; Michael A. Sperling ; Timothy E. Diemoz ; John F. Bulzacchelli ; Zeynep Toprak-Deniz</i>	
HIGH VOLTAGE DEVICES, TOPOLOGIES AND GATE DRIVERS	479
<i>Yogesh Ramadass</i>	
ANALYSIS AND IC TECHNIQUES OF WIRELESS POWER TRANSFER CIRCUITS	516
<i>Wing-Hung Ki</i>	
POWER MANAGEMENT FOR THE INTERNET OF THINGS	560
<i>Patrick P. Mercier</i>	
PORTABLE AND SCALABLE HIGH VOLTAGE CIRCUITS FOR AUTOMOTIVE APPLICATIONS IN BICMOS PROCESSES	613
<i>Sri Navaneeth Easwaran ; Samir Camdzic ; Robert Weigel</i>	
IC DESIGN AFTER MOORE'S LAW	657
<i>Greg Yeric</i>	
NANOSCALE CMOS IMPLICATIONS ON ANALOG/MIXED-SIGNAL DESIGN	732
<i>Alvin L. S. Loke ; C. K. Lee ; B. Mike Leary</i>	
BAG: A PROCESS-PORTABLE FRAMEWORK FOR GENERATOR-BASED AMS CIRCUIT DESIGN	761
<i>Eric Chang ; Nathan Narevsky ; Krishna Sittaluri ; Elad Alon</i>	
ESD CHALLENGES IN ADVANCED FINFET AND GAA NANOWIRE CMOS TECHNOLOGIES: DESIGNING DIODE BASED ESD PROTECTION IN ADVANCED STATE OF THE ART TECHNOLOGIES	771
<i>Shih-Hung Chen</i>	
56G/112G LINK FOUNDATIONS STANDARDS, LINK BUDGETS & MODELS	821
<i>Ganesh Balamurugan ; Ajay Balankutty ; Chun-Ming Hsu</i>	

HIGH-SPEED OPTICAL LINKS	869
<i>Azita Emami ; Kuan-Chang Chen ; Arian Hashemi</i>	
ADC-BASED WIRELINE TRANSCEIVER	921
<i>Yohan Frans</i>	
MIXED-SIGNAL ELECTRICAL INTERFACES	966
<i>Elad Alon</i>	
NEW FRONTIERS IN HARDWARE SECURITY IN THE IOT REGIME	995
<i>Swarup Bhunia</i>	
MOBILE DEEP LEARNING PROCESSORS ON THE EDGE	1023
<i>Hoi-Jun Yoo</i>	
INTRODUCTION TO COMPUTE-IN-MEMORY	1069
<i>Laura Fick ; Dave Fick</i>	
QUANTUM TECHNOLOGY OVERVIEW	1102
<i>Mark B. Ritter</i>	
ANALOG/MIXED-SIGNAL DESIGN CHALLENGES IN 7-NM CMOS AND BEYOND	1137
<i>Alvin L. S. Loke ; Da Yang ; Tin Tin Wee ; Jonathan L. Holland ; Patrick Isakanian ; Kern Rim ; Sam Yang ; Jacob S. Schneider ; Giri Nallapati ; Sreeker Dundigal ; Hasnain Lakdawala ; Behnam Amelifard ; Chulkyu Lee ; Betty McGovern ; Paul S. Holdaway ; Xiaohua Kong ; Burton M. Leary</i>	
RRAM FABRIC FOR NEUROMORPHIC AND RECONFIGURABLE COMPUTE-IN-MEMORY SYSTEMS	1145
<i>Mohammed A. Zidan ; Wei D. Lu</i>	
A 0.0013MM² 10B 10MS/S SAR ADC WITH A 0.0048MM² 42DB-REJECTION PASSIVE FIR FILTER	1153
<i>Pieter Harpe</i>	
A 32 GB/S ADC-BASED PAM-4 RECEIVER WITH 2-BIT/STAGE SAR ADC AND PARTIALLY- UNROLLED DFE	1157
<i>Shiva Kiran ; Shengchang Cai ; Ying Luo ; Sebastian Hoyos ; Samuel Palermo</i>	
AN AC-COUPLED STACKED DUAL ACTIVE BRIDGE HYBRID DC-DC CONVERTER FOR BATTERY-TO-PROCESSOR POWER DELIVERY WITH 87.2% PEAK EFFICIENCY AND HIGH ACCURACY LOADLINE REGULATION	1161
<i>Yongjun Li ; Mervin John ; Yogesh Ramadass ; Seth R. Sanders</i>	
A NOISE CIRCULATING CROSS-COUPLED VCO WITH A 195.6DBC/HZ FOM AND 50KHZ 1/F³ NOISE CORNER	1165
<i>Fei Wang ; Hua Wang</i>	
Author Index	