

# **2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2019)**

**Cluj-Napoca, Romania  
24 – 26 April 2019**



**IEEE Catalog Number: CFP19DDE-POD  
ISBN: 978-1-7281-0074-6**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19DDE-POD
ISBN (Print-On-Demand):	978-1-7281-0074-6
ISBN (Online):	978-1-7281-0073-9
ISSN:	2334-3133

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>ENCRYPTION-BASED SECURE JTAG .....</b>	<b>1</b>
<i>Emanuele Valea ; Mathieu Da Silva ; Marie-Lise Flottes ; Giorgio Di Natale ; Bruno Rouzeyre</i>	
<b>HARDWARE TROJAN DETECTION AND RECOVERY IN MPSOCS VIA ON-LINE APPLICATION SPECIFIC TESTING .....</b>	<b>7</b>
<i>Amin Malekpour ; Roshan Ragel ; Daniel Murphy ; Aleksandar Ignjatovic ; Sri Parameswaran</i>	
<b>LOW LATENCY HARDWARE-ACCELERATED DYNAMIC MEMORY MANAGER FOR HARD REAL-TIME AND MIXED-CRITICALITY SYSTEMS .....</b>	<b>13</b>
<i>Lukáš Kohútka ; Lukáš Nagy ; Viera Stopjaková</i>	
<b>GENERIC ERROR LOCALIZATION FOR THE ELECTRONIC SYSTEM LEVEL .....</b>	<b>19</b>
<i>Sebastian Pointner ; Pablo González De Aledo ; Robert Wille</i>	
<b>A SKETCH CLASSIFIER TECHNIQUE WITH DEEP LEARNING MODELS REALIZED IN AN EMBEDDED SYSTEM.....</b>	<b>23</b>
<i>Tsung-Han Tsai ; Po-Ting Chi ; Kuo-Hsing Cheng</i>	
<b>ARCHITECTURE-AWARE MEMORY ACCESS SCHEDULING FOR HIGH-THROUGHPUT CASCADED CLASSIFIERS .....</b>	<b>27</b>
<i>Hsiang-Chih Hsiao ; Chun-Wei Chen ; Jonas Wang ; Ming-Der Shieh ; Pei-Yin Chen</i>	
<b>DIGITALIZED-MANAGEMENT VOLTAGE-DOMAIN PROGRAMMABLE MECHANISMS FOR DUAL-VDD LOW-POWER EMBEDDED DIGITAL SYSTEMS.....</b>	<b>31</b>
<i>Ching-Hwa Cheng ; Tang-Chieh Liu</i>	
<b>EFFICIENT ERROR RECOVERY SCHEME IN FAULT-TOLERANT NOC ARCHITECTURES.....</b>	<b>35</b>
<i>Martin Št'áva</i>	
<b>FAULT-AWARE PERFORMANCE ASSESSMENT APPROACH FOR EMBEDDED NETWORKS .....</b>	<b>39</b>
<i>Jan Malburg ; Karl Janson ; Jaan Raik ; Frank Dannemann</i>	
<b>IMPLEMENTATION OF FPGA-BASED ACCELERATOR FOR DEEP NEURAL NETWORKS .....</b>	<b>43</b>
<i>Tsung-Han Tsai ; Yuan-Chen Ho ; Ming-Hwa Sheu</i>	
<b>FROM CONSTRAINTS TO TAPE-OUT: TOWARDS A CONTINUOUS AMS DESIGN FLOW.....</b>	<b>47</b>
<i>Andreas Krinke ; Tilman Horst ; Georg Gläser ; Martin Grabmann ; Tobias Markus ; Benjamin Prautsch ; Uwe Hatnik ; Jens Lienig</i>	
<b>HYBRID ON-LINE SELF-TEST ARCHITECTURE FOR COMPUTATIONAL UNITS ON EMBEDDED PROCESSOR CORES .....</b>	<b>57</b>
<i>Andrea Florida ; Gianmarco Mongano ; Davide Piumatti ; Ernesto Sanchez</i>	
<b>ON THE IN-FIELD TEST OF THE GPGPU SCHEDULER MEMORY .....</b>	<b>63</b>
<i>Stefano Di Carlo ; Josie E. Rodriguez Condia ; Matteo Sonza Reorda</i>	
<b>EFFECTIVE SCREENING OF AUTOMOTIVE SOCS BY COMBINING BURN-IN AND SYSTEM LEVEL TEST .....</b>	<b>69</b>
<i>F. Almeida ; P. Bernardi ; D. Calabrese ; M. Restifo ; M. Sonza Reorda ; D. Appello ; G. Pollaccia ; V. Tancorre ; R. Ugioli ; G. Zoppi</i>	
<b>A 5 TO 10.5 GHZ LOW-POWER WIDEBAND I/Q TRANSMITTER WITH INTEGRATED CURRENT-MODE LOGIC FREQUENCY DIVIDER .....</b>	<b>75</b>
<i>Hwann-Kaeo Chiou ; Wei-Min Sung</i>	
<b>FPGA-BASED SIFT IMPLEMENTATION FOR WEARABLE COMPUTING.....</b>	<b>79</b>
<i>Attila Fejér ; Zoltán Nagy ; Jemy Benoıs-Pineau ; Péter Szolgay ; Aymar De Ruyg ; Jean-Philippe Domenger</i>	
<b>USING VOTERS MAY LEAD TO SECRET LEAKAGE.....</b>	<b>83</b>
<i>Jan Belohoubek ; Petr Fišer ; Jan Schmidt</i>	
<b>INVESTIGATION OF LOW-VOLTAGE, SUB-THRESHOLD CHARGE PUMP WITH PARASITICS AWARE DESIGN METHODOLOGY .....</b>	<b>87</b>
<i>Martin Kovác ; Daniel Arbet ; Viera Stopjaková ; Michal Šovclík ; Lukáš Nagy</i>	
<b>NEW CATEGORIES OF SAFE FAULTS IN A PROCESSOR-BASED EMBEDDED SYSTEM .....</b>	<b>91</b>
<i>C. Gursoy ; M. Jenihhin ; A. S. Oyeniran ; D. Piumatti ; J. Raik ; M. Sonza Reorda ; R. Ubar</i>	
<b>HIGH SIDE POWER MOSFET SWITCH DRIVER FOR A LOW-POWER AC/DC CONVERTER.....</b>	<b>95</b>
<i>Miroslav Potocný ; Juraj Brenkuš ; Viera Stopjaková</i>	
<b>ULTRA LOW-VOLTAGE RAIL-TO-RAIL COMPARATOR DESIGN IN 130 NM CMOS TECHNOLOGY .....</b>	<b>101</b>
<i>Lukas Nagy ; Daniel Arbet ; Martin Kovac ; Miroslav Potocny ; Viera Stopjakova</i>	
<b>A NEW FPGA-BASED DETECTION METHOD FOR SPURIOUS VARIATIONS IN PCBA POWER DISTRIBUTION NETWORK.....</b>	<b>107</b>
<i>Sergei Odintsov ; Ludovica Bozzoli ; Corrado De Sio ; Luca Sterpone ; Artur Jutman</i>	

<b>MODULAR DATA LINK LAYER PROCESSING FOR THZ COMMUNICATION .....</b>	<b>113</b>
<i>L. Lopacinski ; M. H. Eissa ; G. Panic ; A. Hasani ; R. Kraemer</i>	
<b>HASH-BASED PATTERN MATCHING FOR HIGH SPEED NETWORKS.....</b>	<b>118</b>
<i>Tomášs Fukac ; Jan Korenek</i>	
<b>ACCELERATION OF FEATURE EXTRACTION FOR REAL-TIME ANALYSIS OF ENCRYPTED NETWORK TRAFFIC.....</b>	<b>123</b>
<i>Roman Vrána ; Jan Korenek ; David Novák</i>	
<b>NONLINEAR COMPRESSION CODES USED IN IC TESTING .....</b>	<b>129</b>
<i>Ondrej Novák</i>	
<b>RADIATION- AND TEMPERATURE-INDUCED FAULT MODELING AND SIMULATION IN BICMOS LSI'S COMPONENTS USING RAD-THERM TCAD SUBSYSTEM .....</b>	<b>133</b>
<i>Konstantin Petrosyants ; Maxim Kozhukhov ; Dmitry Popov</i>	
<b>RUN-TIME RECONFIGURABLE FAULT TOLERANT ARCHITECTURE FOR SOFT-CORE PROCESSOR NEO430 .....</b>	<b>137</b>
<i>Karel Szurman ; Zdenek Kotasek</i>	
<b>TESTABILITY MEASURES CONSIDERING CIRCUIT RECONVERGENCE TO REDUCE ATPG RUNTIME.....</b>	<b>141</b>
<i>Kai-Hsun Chen ; Ching-Yuan Chen ; Jiun-Lang Huang</i>	
<b>DESIGN OF A TRUE RANDOM NUMBER GENERATOR BASED ON LOW POWER OSCILLATOR WITH INCREASED JITTER.....</b>	<b>143</b>
<i>Mariusz Derlecki ; Krzysztof Siwiec ; Pawel Narczyk ; Witold A. Pleskacz</i>	
<b>ANALYZING AND OPTIMIZING THE DUMMY ROUNDS SCHEME .....</b>	<b>147</b>
<i>Stanislav Jerábek ; Jan Schmidt</i>	
<b>AUTOMATED INTEGRATION OF DYNAMIC POWER MANAGEMENT INTO FPGA-BASED DESIGN.....</b>	<b>151</b>
<i>Michal Škuta ; Dominik Macko</i>	
<b>DEVELOPMENT OF WEARABLE HARDWARE PLATFORM TO MEASURE THE ECG AND EMG WITH IMU TO DETECT MOTION ARTIFACTS.....</b>	<b>155</b>
<i>Muhammad Tanweer ; Kari A. I. Halonen</i>	
<b>FAULT TOLERANT CONTROL SYSTEM OF THE ROTARY HEARTH FURNACE SERVICING MACHINES .....</b>	<b>159</b>
<i>Vlad Muresan ; Mihail Abrudean</i>	
<b>HARDWARE AND CONTROL DESIGN OF A BALL BALANCING ROBOT.....</b>	<b>165</b>
<i>Ioana Lal ; Marius Nicoara ; Alexandru Codrean ; Lucian Busoniu</i>	
<b>Author Index</b>	