20th International Symposium on Quality Electronic Design (ISQED 2019)

Santa Clara, California, USA 6-7 March 2019



IEEE Catalog Number: CFP19250-POD **ISBN:**

978-1-7281-0393-8

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	
ISBN (Print-On-Demand):	
ISBN (Online):	
ISSN:	

CFP19250-POD 978-1-7281-0393-8 978-1-7281-0392-1 1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2019

NELCOME to ISQED 2019	. iii
SQED Committees	. iv
SQED Best Paper of 2019	. ix
General Information and Convention Center Floor Plan	. xi
Program at a Glance	xiv
Keynote and Luncheon Speakers; Panel	xv
Embedded Tutorials	xix

SESSION 1A: Machine Learning in Conventional and Emerging Platforms Chair: Prof. Ronald DeMara, University of Central Florida

Co-Chair: Dr. Sicheng Li, HPE

kNN-CAM: A k-Nearest Neighbors-based Configurable Approximate Floating Point Multiplier
Processing-In-Memory Acceleration of Convolutional Neural Networks for Energy-Efficien cy, and Power-Intermittency Resilience 8 Arman Roohi, Shaahin Angizi, Deliang Fan, Ronald F DeMara, University of Central Florida
Towards Collaborative Intelligence Friendly Architectures for Deep Learning 14 Amir Erfan Eshratifar, Amirhossein Esmaili, Massoud Pedram, University of Southern California 14
A General Framework to Map Neural Networks onto Neuromorphic Processor
SESSION 1B: Modern High-Level and Logic Synthesis Chair: Srinivas Katkoori, University of South Florida Co-Chair: Srini Krishnamoorthy, Apple
Approximate Logic Synthesis: A Reinforcement Learning-Based Technology Mapping Approach
Fast Mapping-Based High-Level Synthesis of Pipelined Circuits 33 Chaofan Li ¹ , Sachin S. Sapatnekar ² , Jiang Hu ¹ , ¹ Texas A&M University, ² University of Minnesota
Characterization of Fast, Accurate Leakage Power Models for IEEE P2416
Synthesis of Algorithm Considering Communication Structure of Distributed/Parallel Computing 45 Yukio Miyasaka ¹ , Ashish Mittal ² , Masahiro Fujita ¹ , ¹ University of Tokyo, ² Indian Institute of Technology Bombay
SESSION 1C: Emerging Memory and Spintronics Technologies for Future Energy Efficient Applications Chair: Aswin Mehta, Texas Instruments Co-Chair: Prof. Vita Hu, National Central University, Taiwan
Using Spin-Hall MTJs to Build an Energy-Efficient In-memory Computation Platform

Masoud Zabihi, Zhengyang Zhao, Mahendra DC, Zamshed I. Chowdhury, Salonik Resch, Thomas Peterson, Ulya R. Karpuzcu, Jian-Ping Wang, Sachin S. Sapatnekar, University of Minnesota

 A Multi-Driver Write Scheme for Reliable and Energy Efficient 1S1R ReRAM Crossbar Arrays	Low Restoration-Energy Differential Spin Hall Effect MRAM for High-Speed Nonvolatile SRAM Application Sonal Shreya and Brajesh Kumar Kaushik, Indian Institute of Technology Roorkee	. 58
Sherif Amer and Garrett Rose, University of Tennessee 70 Application of Probabilistic Spin Logic (PSL) in Detecting Satisfiability of a Boolean Function 70 Vaibhav Agarwal and Sneh Saurabh, Indraprastha Institute of Information Technology 70 SESSION 2A: Advances in Simulation, Design Optimization and Debug Chair: Srini Krishnamoorthy, Apple 76 Co-Chair: Srinivas Katkoori, University of South Florida 76 A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation 76 Va Lui, Alessandro Bernardinië, Ulf Schlichtmann ² , Xing Zhou ¹ , "Nanyang Technological University, "Technical University of Munich 81 An Automated Design Flow for Synthesis of Optimal Switching Power Supply 81 Pradeep Chawda ¹ , Anority Prasada ¹ , Kingla Satholachk ¹ , "Texas Instruments, "WWare, Inc, "Chhattisgarh Swami Vivekanand Technical University 85 Prateek Gupta, Harshini Mandadapu, Shirisha Gourishetty, Zia Abbas, International Institute of Information Technology, Hyderabad 82 Resilient Roorder Buffer Design for Network-on-Chip Zheng Xu ¹ and Jacob Abraham ² , YARM, Inc., "University of Texas at Austin 83 Simulation Based Assessment of SRAM Data Retention Voltage 88 Zhipeng Dong, Xi Cao, Ahosan Ul Karim, Vivek Joshi, Torsten Klick, Joerg Schmid, GLOBALFOUNDRIES 85 SESSION 2B: System Level Tools, Flows, Methods 104		. 64
Vaibhav Agarwal and Sneh Saurabh, Indraprastha Institute of Information Technology SESSION 2A: Advances in Simulation, Design Optimization and Debug Chair: Srini Krishnamoorthy, Apple Co-Chair: Srinivas Katkoori, University of South Florida A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation		
Chair: Srini Krishnamoorthy, Apple Co-Chair: Srinivas Katkoori, University of South Florida A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation		. 70
A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation	Chair: Srini Krishnamoorthy, Apple	
Xu Lu ¹ , Alessandro Bernardini ² , Ulf Schlichtmann ² , Xing Zhou ¹ , ¹ Nanyang Technological University, ¹ Technical University of Munich An Automated Design Flow for Synthesis of Optimal Switching Power Supply	A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level	
Pradeep Chawda ¹ , Anupriya Prasad ¹ , Kunjal Rathod ² , Kritika Solanki ³ , ¹ Texas Instruments, ² VMWare, Inc, ³ Chhattisgath Swami Vivekanand Technical University Robust Transistor Sizing for Improved Performances in Digital Circuits using Optimization Algorithms	Xu Liu ¹ , Alessandro Bernardini ² , Ulf Schlichtmann ² , Xing Zhou ¹ ,	. 76
Optimization Algorithms 85 Prateek Gupta, Harshini Mandadapu, Shirisha Gourishetty, Zia Abbas, International Institute of Information Technology, Hyderabad 92 Resilient Reorder Buffer Design for Network-on-Chip 92 Zheng Xu ¹ and Jacob Abraham ² , ¹ ARM, Inc., ² University of Texas at Austin 92 Simulation Based Assessment of SRAM Data Retention Voltage 98 Zhipeng Dong, Xi Cao, Ahosan Ul Karim, Vivek Joshi, Torsten Klick, Joerg Schmid, GLOBALFOUNDRIES 98 SESSION 2B: System Level Tools, Flows, Methods 98 Chair: Dr. Brajesh Kumar Kaushik, Indian Institute of Technology-Roorkee Co-Chair: Swaroop Ghosh, Pennsylvania State University Evaluating Design Space Subsetting for Multi-Objective Optimization in Configurable Systems 104 Mohamad Hammam Alsafrjalani ¹ , Tosiron Adegbija ² , Lokesh Ramamoorthi ¹ , ¹ University of Arizona A Scalable Image/Video Processing Platform with Open Source Design and 110 Verification Environment 110 Xiaokun Yang ¹ , Yunxiang Zhang ¹ , Lei Wu ² , ¹ University of Houston Clear Lake, ² Auburn University at Montgomery 117 Jitumani Sarma, Akash Katiyar, Rakesh Biswas, Hemanta Kumar Mondal, Indian Institute of Information Technology, Guwahati 123 A comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors 123 Jawad Haj	Pradeep Chawda ¹ , Anupriya Prasad ¹ , Kunjal Rathod ² , Kritika Solanki ³ ,	. 81
Prateek Gupta, Harshini Mandadapu, Shirisha Gourishetty, Zia Abbas, International Institute of Information Technology, Hyderabad 92 Resilient Reorder Buffer Design for Network-on-Chip 92 Zheng Xu ¹ and Jacob Abraham ² , ¹ ARM, Inc., ² University of Texas at Austin 98 Simulation Based Assessment of SRAM Data Retention Voltage 98 Zhipeng Dong, Xi Cao, Ahosan UI Karim, Vivek Joshi, Torsten Klick, Joerg Schmid, GLOBALFOUNDRIES 98 SESSION 2B: System Level Tools, Flows, Methods 98 Chair: Dr. Brajesh Kumar Kaushik, Indian Institute of Technology-Roorkee Co-Chair: Swaroop Ghosh, Pennsylvania State University 91 Evaluating Design Space Subsetting for Multi-Objective Optimization in Configurable Systems 104 Mohamad Hammam Alsafrjalani ¹ , Tosiron Adegbija ² , Lokesh Ramamoorthi ¹ , ¹ University of Miami, ² University of Arizona 110 A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment 110 Xiaokun Yang ¹ , Yunxiang Zhang ¹ , Lei Wu ² , ¹ University of Houston Clear Lake, ² Aubum University at Montgomery 117 Power-aware IoT based Smart Health Monitoring using Wireless Body Area Network 117 Jitumani Sarma, Akash Katiyar, Rakesh Biswas, Hemanta Kumar Mondal, Indian Institute of Information Technology, Guwahati 123 A Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors 123 <		05
Zheng Xu ¹ and Jacob Abraham ² , ¹ ARM, Inc., ² University of Texas at Austin 98 Simulation Based Assessment of SRAM Data Retention Voltage	Prateek Gupta, Harshini Mandadapu, Shirisha Gourishetty, Zia Abbas,	. 65
 Zhipeng Dong, Xi Cao, Ahosan Ul Karim, Vivek Joshi, Torsten Klick, Joerg Schmid, GLOBALFOUNDRIES SESSION 2B: System Level Tools, Flows, Methods Chair: Dr. Brajesh Kumar Kaushik, Indian Institute of Technology-Roorkee Co-Chair: Swaroop Ghosh, Pennsylvania State University Evaluating Design Space Subsetting for Multi-Objective Optimization in Configurable Systems 104 Mohamad Hammam Alsafrjalani¹, Tosiron Adegbija², Lokesh Ramamoorthi¹, ¹University of Miami, ²University of Arizona A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment		92
 Chair: Dr. Brajesh Kumar Kaushik, Indian Institute of Technology-Roorkee Co-Chair: Swaroop Ghosh, Pennsylvania State University Evaluating Design Space Subsetting for Multi-Objective Optimization in Configurable Systems 104 Mohamad Hammam Alsafrjalani¹, Tosiron Adegbija², Lokesh Ramamoorthi¹, ¹University of Miami, ²University of Arizona A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment		. 98
Mohamad Hammam Alsafrjalani ¹ , Tosiron Adegbija ² , Lokesh Ramamoorthi ¹ , ¹ University of Miami, ² University of Arizona A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment	Chair: Dr. Brajesh Kumar Kaushik, Indian Institute of Technology-Roorkee	
 Verification Environment	Mohamad Hammam Alsafrjalani ¹ , Tosiron Adegbija ² , Lokesh Ramamoorthi ¹ ,	104
 Xiaokun Yang¹, Yunxiang Zhang¹, Lei Wu², ¹University of Houston Clear Lake, ²Auburn University at Montgomery Power-aware IoT based Smart Health Monitoring using Wireless Body Area Network	A Scalable Image/Video Processing Platform with Open Source Design and	
Jitumani Sarma, Akash Katiyar, Rakesh Biswas, Hemanta Kumar Mondal, Indian Institute of Information Technology, Guwahati A Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors		110
Jawad Haj-Yahya ^{1,4} , Efraim Rotem ² , Avi Mendelson ³ , Anupam Chattopadhyay ⁴ , ¹ Nanyang Technological University, ² Intel Corp, ³ Technion, Israel Institute of Technology, ⁴ Agency for Science Technology and Research (ASTAR) State Preserving Dynamic DRAM Bank Re-Configurations for Enhanced Power Efficiency	Jitumani Sarma, Akash Katiyar, Rakesh Biswas, Hemanta Kumar Mondal,	117
Kaustav Goswami ¹ , Hemanta Kumar Mondal ² , Shirshendu Das ³ , Dip Sankar Banerjee ¹ , ¹ Indian Institute of Information Technology Guwahati, ² National Institute of Technology Durgapur,	Jawad Haj-Yahya ^{1,4} , Efraim Rotem ² , Avi Mendelson ³ , Anupam Chattopadhyay ⁴ , ¹ Nanyang Technological University, ² Intel Corp, ³ Technion, Israel Institute of Technology,	123
	Kaustav Goswami ¹ , Hemanta Kumar Mondal ² , Shirshendu Das ³ , Dip Sankar Banerjee ¹ , ¹ Indian Institute of Information Technology Guwahati, ² National Institute of Technology Durgapur,	131

SESSION 2C: High Performance Application Specific Architecture
Chair: Shomit Das, AMD Research Co-Chair: Aswin Mehta, Texas Instruments
Deterministic Stochastic Computation Using Parallel Datapaths
Alexander Groszewski and Travis Lenz, University of Texas at Austin
MAPIM: Mat Parallelism for High Performance Processing in Non-volatile Memory Architecture 145 Joonseop Sim ¹ , Minsu Kim ² , Yeseong Kim ¹ , Saransh Gupta ¹ , Behnam Khaleghi ¹ , Tajana Rosing ¹ , ¹ University of California San Diego, ² University of Minnesota
Amoeba-Inspired Stochastic Hardware SAT Solver 151 Kazuaki Hara ¹ , Naoki Takeuchi ² , Masashi Aono ³ , Yuko Hara-Azumi ¹ , 1 ¹ Tokyo Institute of Technology, ² Yokohama National University, ³ Keio University
Accelerating Deterministic Bit-Stream Computing with Resolution Splitting
High-Performance NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs 163 Prabhu Prasad B M, Khyamling Parane, Basavaraj Talawar, National Institute of Technology Karnataka 163
SESSION 3A: Deep Learning Circuits and Architectures
Chair: Dr. Sicheng Li, HPE
Co-Chair: Pravin Kumar Venkatesan, Velodyne LiDAR
MReC: A Multilayer Photonic Reservoir Computing Architecture
Dynamic Reconfiguration of CNNs for Input-Dependent Approximation 176 Maedeh Hemmat and Azadeh Davoodi, University of Wisconsin-Madison 176
An Application Specific Processor Architecture with 3D Integration for Recurrent Neural Networks
Task-Based Neuromodulation Architecture for Lifelong Learning
Anurag Reddy Daram ¹ , Dhireesha Kudithipudi ¹ , Angel Yanguas-Gil ² , ¹ Rochester Institute of Technology, ² Argonne National Laboratory
SESSION 3B: Innovations In Classic Hardware Security Problems Chair: Dr. Lin Yuan, Amazon Co-Chair: Anupam Chattopadhyay, Nanyang Technological University
PUF-PassSE: A PUF based Password Strength Enhancer for IoT Applications
On SAT-Based Attacks on Encrypted Sequential Logic Circuits
A Darwinian Genetic Algorithm for State Encoding Based Finite State Machine Watermarking 210 Matthew Lewandowski and Srinivas Katkoori, University of South Florida
Lightweight Secure-Boot Architecture for RISC-V System-on-Chip

SESSION 3C: Co-Optimization of Device Performance and Design Reliability from State-of-the-art FinFET to Quantum Technologies

Chair: Prof. Vita Hu, National Central University, Taiwan Co-Chair: Aswin Mehta, Texas Instruments

VeriSFQ: A Semi-formal Verification Framework and Benchmark for Single Flux Quantum Technology	1
Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang, National Cheng Kung University	1
Impact of Self-heating on Performance and Reliability in FinFET and GAAFET Designs	5
Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET . 241 Hung-Han Lin and Vita Pi-Ho Hu, National Central University	I
SESSION 4A: Artificial Intelligence for Efficient Application Specific Hardware Chair: Dr. Amey Kulkarni, Velodyne LiDAR Co-Chair: Dr. Abhilash Goyal, Velodyne LiDAR	
Behavioral Modeling of Tunable I/O Drivers with Pre-emphasis using Neural Networks	7
Small Memory Footprint Neural Network Accelerators 253 Kenshu Seto ¹ , Hamid Nejatollahi ² , Jiyoung An ³ , Sujin Kang ⁴ , Nikil Dutt ² , 1 ¹ Tokyo City University, ² University of California, Irvine, ³ Kyung Hee University, ⁴ Hanyang University	3
Minimizing Classification Energy of Binarized Neural Network Inference for Wearable Devices 259 Morteza Hosseini, Hirenkumar Paneliya, Utteja Kallakuri, Mohit Khatwani, Tinoosh Mohsenin, University of Maryland Baltimore County	•
Exploiting Energy-Accuracy Trade-off through Contextual Awareness in Multi-Stage 265 Convolutional Neural Networks 265 KatayounNneshatpour, Farnaz Behnia, Houman Homayoun, Avesta Sasan, George Mason University	5
SESSION 4B: Verification, ATPG and Failure Analysis Chair: Vinod Vishwanath, Real Intent, Inc. Co-Chair: Sreejit Chakravarty, Intel Corporation	
Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation	1
A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug Yuting Cao ¹ , Hao Zheng ¹ , Sandip Ray ² , ¹ University of South Florida, ² University of Florida	3
Automatic Test Pattern Generation for Double Stuck-at Faults based on Test Patterns of Single Faults	1
Peikun Wang, Amir Masoud Gharehbaghi, Masahiro Fujita, University of Tokyo	
Deep Learning-Based Wafer-Map Failure Pattern Recognition Framework	I

SESSION 5A: Physical Design Optimization Chair: Rung-Bin Lin, Yuan Ze University Co-Chair: Srinivas Katkoori, Apple
Drive-Strength Selection for Synthesis of Leakage-Dominant Circuits
Estimating Pareto Optimum Fronts to Determine Knob Settings in Electronic Design Automation Tools
An Artificial Intelligence Approach to EDA Software Testing: Application to Net Delay Algorithms in FPGAs
Impact of Double-Row Height Standard Cells on Placement and Routing
SESSION 5B.1: 3D Integration & Advanced Packaging Chair: Ali Arabi Ashahi, GlobalFoundries Co-Chair: Vinod Vishwanath, Real Intent, Inc.
A Non-Slicing 3-D Floorplan Representation for Monolithic 3-D IC Design
Routing Complexity Minimization of Monolithic Three-Dimensional Integrated Circuits
SESSION 5B.2: Future of SOC Architectures and Verification Chair: Vinod Vishwanath, Real Intent, Inc. Co-Chair: Ali Arabi Ashahi, GlobalFoundries
Towards Energy Efficient non-von Neumann Architectures for Deep Learning
Closing the Verification Gap with Static Sign-off