PROCEEDINGS OF SPIE

Optical Microlithography XXI

Harry J. Levinson
Mircea V. Dusa
Editors

26–29 February 2008
San Jose, California, USA

Sponsored and Published by
SPIE

Cooperating Organization
SEMATECH (USA)

Part One of Three Parts

Volume 6924

Proceedings of SPIE, 0277-786X, v. 6924

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:
Author(s), "Title of Paper," in *Optical Microlithography XXI*, edited by Harry J. Levinson, Mircea V. Dusa, Proceedings of SPIE Vol. 6924 (SPIE, Bellingham, WA, 2008) Article CID Number.

ISSN 0277-786X
ISBN 9780819471093

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time)· Fax +1 360 647 1445
SPIE.org

Copyright © 2008, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is $18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/08/$18.00.

Printed in the United States of America Vm7 i ffUb 5ggcW]UhYg +bW i bXYf]WbgY Zfca GD=9.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIEDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B … 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

Contents

Part One

xix *Symposium Committees*
xxi *Conference Committee*

SESSION 1 KEYNOTE SESSION

6924 02 **If it moves, simulate it! (Keynote Paper)** [6924-01]
A. Neureuther, Univ. of California, Berkeley (USA)

6924 03 **Interactions of double patterning technology with wafer processing, OPC and design flows (Keynote Paper)** [6924-02]
K. Lucas, Synopsys, Inc. (USA); C. Cork, Synopsys SARL (France); A. Miloslavsky, G. Luk-Pat, L. Barnes, Synopsys, Inc. (USA); J. Hapli, Synopsys, Inc. (Canada); J. Lewellen, G. Rollins, Synopsys, Inc. (USA); V. Wiaux, S. Verhaegen, IMEC (Belgium)

6924 04 **Toward 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography (Keynote Paper)** [6924-03]
W. H. Arnold, ASML Technology Development Ctr. (USA)

SESSION 2 DOUBLE MASKING I

6924 06 **A study of CD budget in spacer patterning technology** [6924-05]
H. Mukai, E. Shiobara, S. Takahashi, K. Hashimoto, Toshiba Corp. (Japan)

6924 08 **Double patterning for 32nm and below: an update** [6924-07]
J. Finders, ASML (Netherlands); M. Dusa, ASML US, Inc. (USA); B. Vleeming, H. Megens, B. Hepp, ASML (Netherlands); M. Maenhoudt, S. Cheng, T. Vandeweyer, IMEC vzw (Belgium)

6924 09 **Split and design guidelines for double patterning** [6924-08]
V. Wiaux, S. Verhaegen, S. Cheng, F. Iwamoto, P. Jaenen, M. Maenhoudt, T. Matsuda, S. Postnikov, G. Vandenberghe, IMEC (Belgium)

SESSION 3 DOUBLE MASKING II

6924 0A **Double patterning combined with shrink technique to extend ArF lithography for contact holes to 22nm node and beyond** [6924-09]
X. Miao, Applied Materials (USA); L. Huli, College of Nanoscale Science and Engineering of the Univ. at Albany (USA); H. Chen, X. Xu, H. Woo, C. Bencher, J. Shu, C. Ngai, Applied Materials (USA); C. Borst, College of Nanoscale Science and Engineering of the Univ. at Albany (USA)

6924 0B **Negative and iterated spacer lithography processes for low variability and ultra-dense integration** [6924-10]
A. Carlson, T.-J. K. Liu, Univ. of California at Berkeley (USA)

6924 0C **Double patterning of contact array with carbon polymer** [6924-11]
W.-Y. Jung, G.-H. Sim, S.-M. Kim, C.-D. Kim, S.-M. Jeon, K. Kim, S.-W. Park, B.-S. Lee, S.-K. Park, Hynix Semiconductor Inc. (South Korea); H.-H. Cho, J.-S. Kim, Lam Research Corp. (USA)

6924 0D **PDL oxide enabled pitch doubling** [6924-12]
N. Shamma, Novellus Systems, Inc. (USA); W.-B. Chou, Lam Research Corp. (USA); I. Kalinovski, D. Schlosser, T. Mountsier, C. Mui, R. Tarafdar, B. van Schravendijk, Novellus Systems, Inc. (USA)

SESSION 4 LOW-K1 LITHOGRAPHY I

6924 0E **Pixelated phase mask as novel lithography RET** [6924-13]
Y. Borodovsky, W.-H. Cheng, R. Schenker, V. Singh, Intel Corp. (USA)

6924 0F **Mask optimization for arbitrary patterns with 2D-TCC resolution enhancement technique** [6924-14]
M. Kawashima, K. Yamazoe, Y. Sekine, M. Hakko, M. Ohta, T. Honda, Canon, Inc. (Japan)

6924 0H **Comparative study of binary intensity mask and attenuated phase shift mask using hyper-NA immersion lithography for sub-45nm era** [6924-16]
T.-S. Eom, J.-T. Park, J.-H. Kang, S. Park, S. Koo, J.-S. Kim, B.-H. Lee, C.-M. Lim, H. Kim, S.-C. Moon, Hynix Semiconductor, Inc. (South Korea)

SESSION 5 LOW-K1 LITHOGRAPHY II

6924 0I **Integration of pixelated phase masks for full-chip random logic layers** [6924-17]
R. Schenker, S. Bollepalli, B. Hu, K. Toh, V. Singh, K. Yung, W. Cheng, Y. Borodovsky, Intel Corp. (USA)

6924 0J **Applications of TM polarized illumination** [6924-18]
B. Smith, J. Zhou, P. Xie, Rochester Institute of Technology (USA)

6924 0K **Enabling technology scaling with "in production" lithography processes** [6924-19]
T. Jhaveri, A. Strojwas, L. Pileggi, V. Rovner, Carnegie Mellon Univ. (USA) and PDF Solutions, Inc. (USA)

6924 0L **Hyper-NA imaging of 45nm node random CH layouts using inverse lithography** [6924-20]
E. Hendrickx, IMEC (Belgium); A. Tritchkov, K. Sakajiri, Y. Granik, Mentor Graphics Corp. (USA); M. Kempsell, Rochester Institute of Technology (USA); G. Vandenberghe, IMEC (Belgium)

6924 0M **Patterning strategy and performance of 1.3NA tool for 32nm node lithography** [6924-21]
S. Mimotogi, M. Satake, Y. Kitamura, K. Takahata, K. Kodera, H. Fujise, T. Ema, K. Sho, K. Ishigo, T. Kono, M. Asano, K. Yoshida, H. Kanai, S. Kyoh, H. Harakawa, A. Nomachi, T. Ishida, K. Miyashita, S. Inoue, Toshiba Corp. (Japan)

SESSION 6 DOUBLE MASKING III

6924 0O **Post-decomposition assessment of double patterning layout (Best Student Paper)** [6924-23]
J. Rubinstein, A. R. Neureuther, UC Berkeley (USA)

6924 0P **Alternative process schemes for double patterning that eliminate the intermediate etch step** [6924-24]
M. Maenhoudt, R. Gronheid, N. Stepanenko, T. Matsuda, D. Vangoidsenhoven, IMEC vzw (Belgium)

6924 0Q **Double patterning down to k1=0.15 with bilayer resist** [6924-25]
C. Noelscher, F. Jauzion-Graverolle, M. Heller, M. Markert, B.-K. Hong, U. Egger, D. Temmler, Qimonda Dresden GmbH and Co. OHG (Germany)

6924 0R **Double patterning requirements for optical lithography and prospects for optical extension without double patterning** [6924-26]
A. J. Hazelton, S. Wakamoto, S. Hirukawa, Nikon Corp. (Japan); M. McCallum, Nikon Precision Europe GmbH (Germany); N. Magome, J. Ishikawa, Nikon Corp. (Japan); C. Lapeyre, I. Guilmeau, S. Barnola, S. Gaugiran, CEA/LETI, Minatec (France)

SESSION 7 SIMULATION I

6924 0S **Making a trillion pixels dance** [6924-27]
V. Singh, B. Hu, K. Toh, S. Bollepalli, S. Wagner, Y. Borodovsky, Intel Corp. (USA)

6924 0T **Validation of inverse lithography technology (ILT) and its adaptive SRAF at advanced technology nodes** [6924-28]
L. Pang, G. Dai, T. Cecil, T. Dam, Y. Cui, P. Hu, D. Chen, K.-H. Baik, D. Peng, Luminescent Technologies, Inc. (USA)

6924 0U **General imaging of advanced 3D mask objects based on the fully-vectorial extended Nijboer-Zernike (ENZ) theory** [6924-29]
S. van Haver, O. T. A. Janssen, J. J. M. Braat, Delft Univ. of Technology (Netherlands); A. J. E. M. Janssen, Philips Research Europe (Netherlands); H. P. Urbach, S. F. Pereira, Delft Univ. of Technology (Netherlands)

6924 0V **Radiometric consistency in source specifications for lithography** [6924-30]
A. E. Rosenbluth, IBM T.J. Watson Research Ctr. (USA); J. Tirapu Azpiroz, K. Lai, K. Tian, IBM Semiconductor Research and Development Ctr. (USA); D. O. S. Melville, IBM T.J. Watson Research Ctr. (USA); M. Totzeck, V. Blahnik, Carl Zeiss SMT (Germany); A. Koolen, ASML Netherlands B.V. (Netherlands); D. Flagello, ASML TDC (USA)

6924 0W **Coupled-dipole modelling for 3D mask simulation** [6924-31]
V. Temchenko, C. Lim, D. Wallis, J. Schneider, Infineon Technologies Dresden GmbH and Co. OHG (Germany); M. Niehoff, Mentor Graphics Corp. (Germany)

SESSION 8 SIMULATION II

6924 0X **Generalized inverse problem for partially coherent projection lithography** [6924-32]
P. S. Davids, S. B. Bollepalli, Intel Corp. (USA)

6924 0Y **Massively-parallel FDTD simulations to address mask electromagnetic effects in hyper–NA immersion lithography** [6924-33]
J. Tirapu Azpiroz, IBM Microelectronics (USA); G. W. Burr, IBM Almaden Research Ctr. (USA); A. E. Rosenbluth, IBM T.J. Watson Research Ctr. (USA); M. Hibbs, IBM Systems and Technology Group (USA)

6924 0Z **Polarization characteristics of state-of-art lithography optics reconstructed from on-body measurement** [6924-34]
T. Fujii, J. Kogo, K. Suzuki, Nikon Corp. (Japan); M. Sawada, Nikon System (Japan)

6924 10 **Extended Nijboer-Zernike (ENZ) based mask imaging: efficient coupling of electromagnetic field solvers and the ENZ imaging algorithm** [6924-35]
O. T. A. Janssen, S. van Haver, Delft Univ. of Technology (Netherlands); A. J. E. M. Janssen, Philips Research Europe (Netherlands); J. J. M. Braat, H. P. Urbach, S. F. Pereira, Delft Univ. of Technology (Netherlands)

6924 11 **Evaluating the accuracy of a calibrated rigorous physical resist model under various process and illumination conditions** [6924-36]
S. A. Robertson, KLA-Tencor Corp. (USA); B.-S. Kim, W.-H. Choi, Y.-H. Kim, Samsung Electronics Co., Ltd. (South Korea); J. J. Biafore, M. D. Smith, KLA-Tencor Corp. (USA)

SESSION 9 HIGH INDEX IMMERSION LITHOGRAPHY

6924 12 **High refractive index materials design for the next generation ArF immersion lithography** [6924-37]
T. Furukawa, JSR Micro Inc. (Japan); T. Kishida, K. Yasuda, T. Shimokawa, JSR Corp. (Japan); Z. Liu, M. Slezak, JSR Micro, Inc. (Japan); K. Hieda, JSR Corp. (Japan)

6924 13 **Studies of high index immersion lithography** [6924-38]
Y. Ohmura, H. Nagasaka, T. Matsuyama, T. Nakashima, T. Kobayashi, M. Ueda, S. Owa, Nikon Corp. (Japan)

6924 15 **High-n immersion lithography** [6924-40]
H. Sewell, ASML (USA); J. Mulkens, ASML (Netherlands); P. Graeupner, Zeiss-SMT (Germany); D. McCafferty, L. Markoya, ASML (USA); S. Donders, R. Cortie, R. Meijers, F. Evangelista, ASML (Netherlands); N. Samarakone, ASML (USA)

6924 16 **High-index immersion lithography: preventing lens photocontamination and identifying optical behavior of LuAG** [6924-41]
V. Liberman, M. Rothschild, S. T. Palmacci, Lincoln Lab., Massachusetts Institute of Technology (USA); R. Bristol, Intel Corp. (USA); J. Byers, SEMATECH (USA); N. J. Turro, X. Lei, N. O'Connor, Columbia Univ. (USA); P. A. Zimmerman, Intel Corp. (USA) and SEMATECH (USA)

6924 17 **High-index immersion fluids enabling cost-effective single-exposure lithography for 32 nm half pitches** [6924-42]
R. H. French, H. V. Tran, D. J. Adelman, N. S. Rogado, DuPont Co. (USA); M. Kaku, DuPont K. K. (Japan); M. Mocella, DuPont Co. (USA); C. Y. Chen, DuPont-EKC (USA); E. Hendrickx, F. Van Roey, IMEC (Belgium); A. S. Bernfeld, R. A. Derryberry, DuPont Co. (USA)

SESSION 10 PROCESS I

6924 18 **Immersion defectivity study with volume production immersion lithography tool for 45 nm node and below** [6924-43]
K. Nakano, S. Nagaoka, M. Yoshida, Y. Iriuchijima, T. Fujiwara, K. Shiraishi, S. Owa, Nikon Corp. (Japan)

6924 19 **Focus, dynamics, and defectivity performance at wafer edge in immersion lithography** [6924-44]
T. Tamura, N. Onoda, M. Fujita, T. Uchiyama, NEC Electronics Corp. (Japan)

6924 1A **The rapid introduction of immersion lithography for NAND flash: challenges and experience** [6924-45]
C.-T. Wu, H. M. Lin, W.-M. Wu, M.-H. Chan, B. S.-M. Lin, K.-H. Lin, Powerchip Semiconductor Corp. (Taiwan); A. J. Hazelton, T. Ohhashi, K. Nakano, Y. Iriuchijima, C. Lee, Nikon Corp. (Japan); L. Hung, Nikon Precision Taiwan, Ltd. (Taiwan)

6924 1B **Immersion defect performance and particle control method for 45nm mass production** [6924-46]
T. Chibana, M. Kobayashi, H. Nakano, M. Arakawa, Y. Matsuoka, Y. Kawasaki, M. Tanabe, H. Oda, Canon, Inc. (Japan)

SESSION 11 OPC AND MASK TECHNOLOGY

6924 1C **Development of a computational lithography roadmap** [6924-47]
J. F. Chen, H.-Y. Liu, T. Laidig, C. Zuniga, Y. Cao, Brion Technologies (USA); R. Socha, ASML Technology Development Ctr. (USA)

6924 1D **Analysis of OPC optical model accuracy with detailed scanner information** [6924-48]
L. Zavyalova, K. Lucas, Q. Zhang, Y. Fan, S. Sethi, H. Song, Synopsys, Inc. (USA); J. Tyminski, Nikon Precision, Inc. (USA)

6924 1E **Hybrid Hopkins-Abbe method for modeling oblique angle mask effects in OPC** [6924-49]
K. Adam, M. C. Lam, Mentor Graphics Corp. (USA)

6924 1F **Robust PPC and DFM methodology for exposure tool variations** [6924-50]
T. Kotani, F. Nakajima, H. Mashita, K. Sato, S. Tanaka, S. Inoue, Toshiba Corp., Semiconductor Co. (Japan)

6924 1G **Fabrication of defect-free full-field pixelated phase mask** [6924-51]
W.-H. Cheng, J. Farnsworth, W. Kwok, A. Jamieson, N. Wilcox, M. Vernon, K. Yung, Y.-P. Liu, J. Kim, E. Frendberg, S. Chegwidden, R. Schenker, Y. Borodovsky, Intel Corp. (USA)

6924 1H **Advanced OPC and 2D verification for tip engineering using aggressive illuminations** [6924-52]
X. Zhang, T. Lukanc, H. Yang, B. Ward, Spansion, Inc. (USA)

SESSION 12 PROCESS II

6924 1I **Optimization procedure of exposure tools with polarization aberrations** [6924-53]
T. Arai, A. Yamada, K. Mori, Y. Osaki, T. Yoshihara, Y. Hasegawa, Canon, Inc. (Japan)

6924 1J **Proposal for determining exposure latitude requirements** [6924-54]
H. J. Levinson, Y. Ma, Advanced Micro Devices (USA); M. Koenig, Advanced Micro Devices (Germany); B. La Fontaine, Advanced Micro Devices (USA); R. Seltmann, Advanced Micro Devices (Germany)

6924 1K **Influence of shot noise on CDU with DUV, EUV, and E-beam** [6924-55]
Z.-Y. Pan, C.-K. Chen, T.-S. Gau, B. J. Lin, Taiwan Semiconductor Manufacturing Co. (Taiwan)

6924 1L **Determining DOF requirements needed to meet technology process assumptions** [6924-56]
A. Gabor, A. Brendler, B. Liegl, C. Brodsky, IBM Systems and Technology Group (USA); G. Lembach, AMD, Inc. (USA); S. Mansfield, IBM Systems and Technology Group (USA); S. Mishra, Chartered Semiconductor Mfg, Ltd. (USA); T. Brunner, T. Wiltshire, V. Menon, W. Li, IBM Systems and Technology Group (USA)

6924 1M **Extending scatterometry to the measurements of sub 40 nm features, double patterning structures, and 3D OPC patterns** [6924-57]
O. Kritsun, B. La Fontaine, AMD (USA); Y. Liu, C. S. Saravanan, Nanometrics, Inc. (USA)

Part Two

SESSION 13 LITHOGRAPHY TOOLS I

6924 1N **Recent performance results of Nikon immersion lithography tools** [6924-58]
A. J. Hazelton, K. Shiraishi, S. Wakamoto, Y. Ishii, M. Okumura, N. Magome, H. Suzuki, Nikon Corp. (Japan)

6924 1O **Performance of the FPA-7000AS7 1.35 NA immersion exposure system for 45-nm mass production** [6924-59]
K. Yoshimura, H. Nakano, H. Hata, N. Deguchi, M. Kobayashi, T. Ebihara, Y. Kawanobe, T. Kanda, Canon, Inc. (Japan)

6924 1P **Latest developments on immersion exposure systems** [6924-60]
J. Mulkens, J. de Klerk, M. Leenders, F. de Jong, J. W. Cromwijk, ASML Netherlands B.V. (Netherlands)

6924 1Q **Tool-to-tool optical proximity effect matching** [6924-61]
L. Van Look, J. Bekaert, P. De Bisschop, J. Van de Kerkhove, G. Vandenberghe, IMEC vzw (Belgium); K. Schreel, J. Menger, G. Schiffelers, E. Knols, R. Willekers, ASML (Netherlands)

6924 1R **XLR 600i: recirculating ring ArF light source for double patterning immersion lithography** [6924-62]
V. Fleurov, S. Rokitski, R. Bergstedt, H. Ye, K. O'Brien, R. Jacques, F. Trintchouk, E. Figueroa, T. Cacouris, D. Brown, W. Partlo, Cymer, Inc. (USA)

6924 1S **An intelligent imaging system for ArF scanner** [6924-63]
T. Matsuyama, Y. Ohmura, T. Nakashima, Y. Uehara, T. Ogata, H. Nishinaga, H. Ikezawa, T. Toki, Nikon Corp. (Japan); S. Rokitski, Cymer, Inc. (USA); J. Bonafede, Cymer Japan, Inc. (Japan)

SESSION 14 LITHOGRAPHY TOOLS II

6924 1T **In-situ polarimetry of illumination for 193-nm lithography** [6924-64]
H. Nomura, Y. Furutono, Toshiba Corp. (Japan)

6924 1U **Understanding illumination effects for control of optical proximity effects (OPE)** [6924-65]
D. G. Flagello, B. Geh, R. Socha, ASML US, Inc. (USA); P. Liu, Y. Cao, ASML Brion (USA); R. Stas, ASML (Netherlands); O. Natt, J. Zimmermann, Carl Zeiss SMT AG (Germany)

6924 1V **Thermal aberration control in projection lens** [6924-66]
T. Nakashima, Y. Ohmura, T. Ogata, Y. Uehara, H. Nishinaga, T. Matsuyama, Nikon Corp. (Japan)

6924 1W **Imaging performance optimization for hyper-NA scanner systems in high volume production** [6924-67]
M. van de Kerkhof, E. van Setten, A. Engelen, ASML Netherlands B.V. (Netherlands); V. Plachecki, H. Liu, Brion Technologies (USA); E. Schmitt-Weaver, ASML Albany (USA); W. Rooijakkers, K. Simon, ASML Netherlands B.V. (Netherlands)

6924 1X **Monitoring polarization at 193nm high-numerical aperture with phase shift masks: experimental results and industrial outlook** [6924-68]
G. McIntyre, IBM Advanced Lithography Research (USA); R. Tu, Benchmark Technologies (USA)

POSTER SESSION: DOUBLE MASKING

6924 1Y **A comprehensive comparison between double patterning and double patterning with spacer on sub-50nm product implementation** [6924-69]
C. F. Tseng, C. C. Yang, E. Yang, T. H. Yang, K. C. Chen, C. Y. Lu, Macronix International Co., Ltd. (Taiwan)

6924 1Z **100 nm half–pitch double exposure KrF lithography using binary masks** [6924-70]
S. Geisler, J. Bauer, U. Haak, IHP (Germany); D. Stolarek, Univ. of Applied Sciences Wildau (Germany); K. Schulz, IHP (Germany); H. Wolf, Photonics Inc., Photonics MZD GmbH (Germany); W. Meier, Nikon Precision Europe GmbH (Germany); M. Trojahn, Rohm and Haas Electronic Materials Deutschland GmbH (Germany); E. Matthus, IHP (Germany)

6924 20 **Double patterning using dual spin-on Si containing layers with multilayer hard mask process** [6924-71]
M. Terai, Mitsubishi Electric Corp. (Japan); T. Ishibashi, M. Shinohara, K. Yonekura, T. Hagiwara, T. Hanawa, Renesas Technology Corp. (Japan); T. Kumada, Mitsubishi Electric Corp. (Japan)

6924 21 **45nm and 32nm half-pitch patterning with 193nm dry lithography and double patterning** [6924-72]
H. Dai, C. Bencher, Y. Chen, H. Woo, C. Ngai, X. Xu, Applied Materials, Inc. (USA)

6924 22 **A new OPC method for double patterning technology** [6924-73]
Y. Pan, Zhejiang Univ. (China); H. Zhang, Univ. of Illinois at Urbana-Champaign (USA); Y. Chen, Zhejiang Univ. (China)

6924 23 **Study of ELS technology for random logic LSI toward 32-nm node** [6924-74]
Y. Setta, Fujitsu, Ltd. (Japan); K. Morishita, Fujitsu VLSI, Ltd. (Japan); K. Kobayashi, T. Chijimatsu, S. Asai, Fujitsu, Ltd. (Japan)

6924 24 **Double patterning in lithography for 65nm node with oxidation process** [6924-75]
E. Jeong, J. Kim, K. Choi, M. Lee, D. Lee, M. Kim, C. Park, DongbuHiTek (South Korea)

6924 25 **Precise CD control techniques for double patterning and sidewall transfer** [6924-76]
E. Nishimura, M. Kushibiki, K. Yatsuda, Tokyo Electron AT, Ltd. (Japan)

6924 26 **Fabrication of contact/via holes for 32-nm technology device using cost-effective RIE CD shrink process and double patterning technique** [6924-77]
M. Kushibiki, E. Nishimura, K. Yatsuda, Tokyo Electron AT, Ltd. (Japan)

6924 28 **Double patterning overlay and CD budget for 32 nm technology node** [6924-79]
U. Iessi, S. Loi, A. Salerno, P. Rigolli, E. De Chiara, C. Turco, R. Colombo, STMicroelectronics (Italy); M. Polli, A. Mani, KLA-Tencor Italy (Italy)

6924 29 **Double exposure double etch for dense SRAM: a designer's dream** [6924-80]
C. Sarma, Infineon Technologies NA (USA); A. Gabor, S. Halle, IBM Microelectronics (USA); H. Haffner, K. Herold, Infineon Technologies NA (USA); L. Tsou, H. Wang, IBM Microelectronics (USA); H. Zhuang, Infineon Technologies NA (USA)

6924 2A **An analysis of double exposure lithography options** [6924-81]
S. Lee, The Univ. of Texas at Austin (USA); J. Byers, SEMATECH (USA); K. Jen, The Univ. of Texas at Austin (USA); P. Zimmerman, B. Rice, SEMATECH (USA); N. J. Turro, Columbia Univ. (USA); C. G. Willson, The Univ. of Texas at Austin (USA)

6924 2B **Double printing through the use of ion implantation** [6924-82]
N. Samarakone, P. Yick, ASML (USA); M. Zawadzki, S.-J. Choi, SVTC (USA)

6924 2C **30nm half-pitch metal patterning using Moti CD shrink technique and double patterning** [6924-83]
J. Versluijs, J.-F. De Marneffe, D. Goossens, M. Op de Beeck, T. Vandeweyer, V. Wiaux, H. Struyf, M. Maenhoudt, IMEC vzw (Belgium); M. Brouri, J. Vertommen, Lam Research Corp. (Belgium); J. S. Kim, H. Zhu, R. Sadjadi, Lam Research Corp. (USA)

6924 2D **Enabling 35nm double patterning contact imaging using a novel CD shrink process** [6924-84]
Y. Yamada, Tokyo Electron, Ltd. (Japan); M. M. Crouse, ASML Corp. (USA); S. Dunn, TEL Technology Ctr. America (USA); T. Kawasaki, S. Shimura, Tokyo Electron Kyushu, Ltd. (Japan); E. Nishimura, Tokyo Electron AT, Ltd. (Japan); Y. Tanaka, Tokyo Electron, Ltd. (Japan); J. Galloway, B. Pierson, R. Routh, ASML Corp. (USA)

POSTER SESSION: HIGH INDEX IMMERSION LITHOGRAPHY

6924 2F **Prediction of imaging performance of immersion lithography using high refractive index fluid** [6924-86]
T. Sato, M. Itoh, A. Mimotogi, S. Mimotogi, K. Sato, S. Tanaka, Toshiba Corp. (Japan)

6924 2G **Contrast management of 193i interferometry to be close to scanners contrast conditions** [6924-88]
A. Lagrange, P. Bandelier, C. Charpin, O. Lartigue, CEA Leti - Minatec (France)

6924 2H **Immersion exposure system using high-index materials** [6924-89]
K. Sakai, Y. Iwasaki, S. Mori, A. Yamada, M. Ogusu, K. Yamashita, T. Nishikawara, T. Tanaka, N. Hasegawa, S. Hara, Y. Watanabe, Canon, Inc. (Japan)

6924 2I **Continuing 193nm optical lithography for 32nm imaging and beyond** [6924-90]
E. C. Piscani, D. Ashworth, J. Byers, C. Van Peski, P. Zimmerman, B. J. Rice, SEMATECH (USA)

POSTER SESSION: LITHOGRAPHY TOOLS

6924 2J **Novel refractive optics enable multipole off-axis illumination** [6924-91]
T. Bizjak, T. Mitra, D. Hauschild, L. Aschke, LIMO Lissotschenko Mikrooptik GmbH (Germany)

6924 2K **45nm node logic device OPE matching between exposure tools through laser bandwidth tuning** [6924-92]
K. Yoshimochi, T. Tamura, S. Nagahara, T. Uchiyama, NEC Electronics Corp. (Japan); N. Farrar, T. Oga, Cymer, Inc. (USA); J. Bonafede, Cymer Japan, Inc. (Japan)

6924 2L **Fluoride single crystals for the next generation lithography** [6924-93]
T. Nawata, Y. Inui, T. Mabuchi, N. Mochizuki, I. Masada, E. Nishijima, Tokuyama Corp. (Japan); H. Sato, T. Fukuda, Tohoku Univ. (Japan)

6924 2O **An improved process for manufacturing diffractive optical elements (DOEs) for off-axis illumination systems** [6924-97]
J. Leonard, J. Carriere, J. Stack, R. Jones, M. Himel, J. Childers, K. Welch, Tessera North America (USA)

6924 2P **A novel photo-thermal setup for determination of absorptance losses and wavefront deformations in DUV optics** [6924-98]
K. Mann, A. Bayer, U. Leinhos, T. Miege, B. Schäfer, Laser-Lab. Göttingen e.V. (Germany)

6924 2Q **Performance demonstration of significant availability improvement in lithography light sources using GLX control system** [6924-100]
K. O'Brien, W. J. Dunstan, D. Riggs, A. Ratnam, R. Jacques, H. Besaucele, D. Brown, K. Zhang, N. Farrar, Cymer, Inc. (USA)

6924 2R **Reliable high power injection locked 6 kHz 60W laser for ArF immersion lithography** [6924-198]
T. Kumazaki, T. Suzuki, S. Tanaka, R. Nohdomi, M. Yoshino, S. Matsumoto, Y. Kawasuji, H. Umeda, H. Nagano, K. Kakizaki, H. Nakarai, T. Matsunaga, J. Fujimoto, H. Mizoguchi, Gigaphoton, Inc. (Japan)

6924 2S **High-power and high-energy stability injection lock laser light source for double exposure or double patterning ArF immersion lithography** [6924-199]
M. Yoshino, H. Nakarai, T. Ohta, H. Nagano, H. Umeda, Y. Kawasuji, T. Abe, R. Nohdomi, T. Suzuki, S. Tanaka, Y. Watanabe, T. Yamazaki, S. Nagai, O. Wakabayashi, T. Matsunaga, K. Kakizaki, J. Fujimoto, H. Mizoguchi, Gigaphoton, Inc. (Japan)

6924 2T **Uniaxial crystal last optical element for second- and third-generation immersion lithography** [6924-201]
G. Y. Sirat, Crystalith (Israel); M. Goldstein, SEMATECH (USA)

POSTER SESSION: LOW-K1 LITHOGRAPHY

6924 2U **Impact of optimization conditions on the result at optimizing illumination and mask** [6924-101]
K. Tsujita, K. Mikami, H. Ishii, A. Suzuki, Canon, Inc. (Japan)

6924 2V **Understanding and application of constructive, destructive SRAF** [6924-102]
F. L. Chin, T. P. Lukanc, SPANSION, Inc. (USA)

6924 2W **90nm node contact hole patterning through applying model based OPC in KrF lithography** [6924-103]
Y.-D. Jeon, S.-U. Lee, J. Choi, J. Kim, J. Han, Dongbu HiTek (South Korea)

6924 2X **Manufacturing implementation of 32nm SRAM using ArF immersion with RET** [6924-105]
S.-S. Lee, C.-H. Wu, Y. Huang, C.-H. Huang, H.-C. Huang, G. KC Huang, C.-C. Yu, UMC Corp. (Taiwan); M. Hsu, S. Shieh, ASML (Taiwan); S. Hsu, ASML (USA); T. B. Chiao, ASML (Taiwan)

6924 2Y **Random 65nm..45nm C/H printing using optimized illumination source and CD sizing by post processing** [6924-106]
J. Finders, E. Van der Heijden, G.-J. Janssen, R. Vangheluwe, ASML (Netherlands); T. Shibata, R. Naitou, H. Kosugi, H. Sugimachi, Tokyo Electron Kyushu, Ltd. (Japan)

6924 2Z **Study of SRAF placement for contact at 45 nm and 32 nm node** [6924-107]
V. Farys, F. Robert, C. Martinelli, STMicroelectronics (France); Y. Trouiller, CEA-Leti (France); F. Sundermann, C. Gardin, J. Planchot, G. Kerrien, F. Vautrin, M. Saied, E. Yesilada, F. Foussadier, A. Villaret, STMicroelectronics (France); L. Perraud, CEA-Leti (France); B. Vandewalle, J. C. Le Denmat, M. K. Top, STMicroelectronics (France)

6924 30 **Automated method of detecting SRAF and sidelobe printing with automated CD-SEM recipes** [6924-109]
M. Coles, Y. S. Choi, Texas Instruments, Inc. (USA); K. Yang, Hitachi High-Technologies Corp. (Japan); C. Parker, A. Self, Hitachi High Technologies America, Inc (USA)

6924 31 **Novel lithography rule check for full-chip side lobe detection** [6924-110]
T. S. Wu, E. Yang, T. H. Yang, K. C. Chen, C. Y. Lu, Macronix International Co., Ltd. (Taiwan)

6924 32 **Quasi-iso-focal hole pattern formation by Checker-Board PSM (CB-PSM)** [6924-111]
S. Nakao, S. Maejima, A. Minamide, H. Saitoh, T. Hanawa, K. Suko, Renesas Technology Corp. (Japan)

6924 33 **Optimum biasing for 45 nm node chromeless and attenuated phase shift mask** [6924-112]
Y.-M. Kang, H.-K. Oh, Hanyang Univ. (South Korea)

6924 34 **Improvement of the common DoF across field for hole-structure process layers** [6924-113]
S. H. Hou, E. Huang, A. Tseng, M. Yeh, B. Lin, C. C. Yu, United Microelectronics Corp. (Taiwan); E. Lin, ASML Taiwan, Ltd. (Taiwan)

6924 35 **Customized illumination shapes for 193nm immersion lithography** [6924-114]
M. L. Ling, National Univ. of Singapore (Singapore); G. S. Chua, Q. Lin, Chartered Semiconductor Manufacturing, Ltd. (Singapore); C. J. Tay, C. Quan, National Univ. of Singapore (Singapore)

6924 36 **Binary and attenuated PSM mask evaluation for sub 50nm device development perspective** [6924-115]
J. Moon, B.-S. Nam, J.-H. Jeong, D.-H. Kong, B.-H. Nam, D. G. Yim, Hynix Semiconductor, Inc. (South Korea)

6924 37 **Highly reliable detection and correction of pinched areas for high transmission phase shift mask** [6924-116]
C. L. Chen, C.-C. Liao, Nanya Technology Corp. (Taiwan); P.-J. Chou, Mentor Graphic Corp. (USA); C. L. Shih, S. Shih, Nanya Technology Corp. (Taiwan)

6924 38 **Evaluation of inverse lithography technology for 55nm-node memory device** [6924-117]
B. Cho, S. Ko, J. Choi, C.-K. Kim, H. Yang, D. Yim, Hynix Semiconductor, Inc. (South Korea); D. Kim, B. Gleason, K. Baik, Y. Cui, T. Dam, L. Pang, Luminescent Technology (USA)

6924 39 **Extension of low k1 lithography processes with KrF for 90nm technology node** [6924-118]
S. Jun, E. Jeong, Y. Yun, K. Choi, J. Kim, J. Han, DongbuHiTek (South Korea)

6924 3A **60nm half pitch contact layer printing: exploring the limits at 1.35NA lithography** [6924-119]
J. Bekaert, E. Hendrickx, G. Vandenberghe, IMEC vzw (Belgium)

6924 3B **Combined mask and illumination scheme optimization for robust contact patterning on 45nm technology node flash memory devices** [6924-120]
A. Vaglio Pret, G. Capetti, M. Bollin, G. Cotti, D. De Simone, P. Cantù, A. Vaccaro, L. Soma, STMicroelectronics (Italy)

6924 3C **32 nm logic patterning options with immersion lithography** [6924-200]
K. Lai, S. Burns, S. Halle, L. Zhuang, M. Colburn, S. Allen, IBM Computational Scaling and Advanced Lithography Research (USA); C. Babcock, Advanced Micro Devices, Inc. (USA); Z. Baum, M. Burkhardt, IBM Computational Scaling and Advanced Lithography Research (USA); V. Dai, Advanced Micro Devices, Inc. (USA); D. Dunn, IBM Computational Scaling and Advanced Lithography Research (USA); E. Geiss, Advanced Micro Devices, Inc. (USA); H. Haffner, Infineon Technologies NA Corp. (USA); G. Han, P. Lawson, S. Mansfield, J. Meiring, B. Morgenfeld, IBM Computational Scaling and Advanced Lithography Research (USA); C. Tabery, Y. Zou, Advanced Micro Devices, Inc. (USA); C. Sarma, Infineon Technologies NA Corp. (USA); L. Tsou, W. Yan, IBM Computational Scaling and Advanced Lithography Research (USA); H. Zhuang, Infineon Technologies NA Corp. (USA); D. Gil, D. Medeiros, IBM Computational Scaling and Advanced Lithography Research (USA)

Part Three

POSTER SESSION: OPC AND MASK TECHNOLOGY

6924 3D **Consideration of VT5 etch-based OPC modeling** [6924-121]
C. T. Lim, V. Temchenko, D. Kaiser, I. Meusel, S. Schmidt, J. Schneider, Infineon Technologies Dresden GmbH and Co. OHG (Germany); M. Niehoff, Mentor Graphics Corp. (Germany)

6924 3E **Optimized OPC approach for process window improvement** [6924-122]
C.-H. Wang, Q. Liu, Semiconductor Manufacturing International Corp. (China); L. Zhang, Mentor Graphics Corp. (China)

6924 3G **The comparison of OPC performance and run time for dense versus sparse solutions** [6924-124]
A. Abdo, I. Stobert, R. Viswanathan, R. Burns, IBM Systems and Technology Group (USA); K. Herold, Infineon (USA); C. Kallingal, Advanced Micro Devices, Inc. (USA); J. Meiring, J. Oberschmidt, S. Mansfield, IBM Systems and Technology Group (USA)

6924 3H **Advanced mask process modeling for 45-nm and 32-nm nodes** [6924-125]
E. Tejnil, Y. Hu, E. Sahouria, S. Schulze, Mentor Graphics Corp. (USA); M. J. Tian, E. Guo, SMIC (China)

6924 3I **An efficient and robust mask model for lithography simulation** [6924-126]
Z. Zhu, Cadence Research Labs. (USA); F. Schmidt, Zuse Institute Berlin (Germany)

6924 3J **Reticle CD error calibrated OPC model generation** [6924-127]
Y. Kim, J.-Y. Choi, J.-D. Kim, J. Kim, J.-W. Han, DongbuElectronics (South Korea)

6924 3K **Modeling of focus blur in the context of optical proximity correction** [6924-129]
Q. Zhang, H. Song, K. Lucas, J. Shiely, Synopsys, Inc. (USA)

6924 3L **Full chip compensation for local-flare-induced CD error using OPC/DRC method** [6924-130]
J.-Y. Choi, Y.-A. Shim, K.-H. Yun, J.-D. Kim, J.-H. Kim, J.-W. Han, Dongbu HiTek Semiconductor Business (South Korea)

6924 3M **Development of layout split algorithms and printability evaluation for double patterning technology** [6924-131]
T.-B. Chiou, ASML TDC Asia (Taiwan); R. Socha, ASML TDC USA (USA); H. Chen, L. Chen, S. Hsu, ASML Brion (USA); P. Nikolsky, A. van Oosten, ASML (Netherlands); A. C. Chen, ASML TDC Asia (Taiwan)

6924 3N **Optical proximity correction with principal component regression** [6924-133]
P. Gao, A. Gu, A. Zakhor, Univ. of California at Berkeley (USA)

6924 3O **OPC optimization for double dipole lithography and its application on 45nm node with dry exposure** [6924-135]
S.-J. Park, J.-K.Seo, C. Li, D. Liu, P. An, Semiconductor Manufacturing International Corp. (China); X.-H. Kang, Mentor Graphics (China); E. Guo, Semiconductor Manufacturing International Corp. (China)

6924 3P **Novel method for optimizing lithography exposure conditions using full-chip post-OPC simulation** [6924-136]
J. Sturtevant, S. Jayaram, L. Hong, A. Drozdov, Mentor Graphics Corp. (USA)

6924 3Q **Optical proximity correction for elongated contact-hole printing** [6924-138]
Y.-C. Kim, S. Kim, S. Suh, Y. Cheon, S. Lee, J. Lee, S.-W. Choi, W. Han, Samsung Electronics Co., Ltd. (South Korea); S. Lee, K. Koo, Synopsys, Inc. (USA)

6924 3R **Study of the mask topography effect on the OPC modeling of hole patterns** [6924-139]
S. Shim, Y. Kim, S. Lee, S. Choi, W. Han, Samsung Electronics Co., Ltd. (South Korea)

6924 3S **Evaluation of OPC test patterns using parameter sensitivity** [6924-140]
B. S. Ward, IMEC (Belgium)

6924 3T **Pellicle effect on OPC modeling** [6924-142]
B. Luo, C.-K. Chang, W. L. Wang, W. C. Huang, T. Wu, C. W. Lai, R. G. Liu, H. T. Lin, K. S. Chen, Y. C. Ku, Taiwan Semiconductor Manufacturing Co., Ltd. (Taiwan)

6924 3U **OPC model calibration considerations for data variance** [6924-144]
M. Bahnas, M. Al-Imam, Mentor Graphics Corp. (Egypt)

6924 3V **Pattern centric OPC flow: a special RET flow with fast turn-around-time** [6924-146]
T. Wang, Semiconductor Manufacturing International Corp. (China); J. Wu, Anchor Semiconductor (China); Q. Liu, Semiconductor Manufacturing International Corp. (China); G. Zhang, Anchor Semiconductor (China); B. Wang, Semiconductor Manufacturing International Corp. (China); B. Su, G. Cheng, Anchor Semiconductor (China)

6924 3W **Extreme mask corrections: technology and benefits** [6924-147]
Y. Granik, N. Cobb, D. Medvedev, Mentor Graphics Corp. (USA)

6924 3X **Variable loading kernels for OPC modeling** [6924-148]
S. L. Tsai, F. Lo, E. Yang, T. H. Yang, K. C. Chen, C. Y. Lu, Macronix International Co., Ltd. (Taiwan)

6924 3Y **Impact of medium and long range effects on poly gate patterning** [6924-149]
M. Tagliavini, E. Annoni, P. Cantù, G. Capetti, C. Catarisano, R. Colombo, G. Magri, M. Ravasio, F. Zanderigo, STMicroelectronics (Italy)

6924 3Z **Design of automatic controllers for model-based OPC with optimal resist threshold determination for improving correction convergence** [6924-150]
Y.-S. Su, P. C. W. Ng, K.-Y. Tsai, Y.-Y. Chen, National Taiwan Univ. (Taiwan)

6924 42 **OPC modeling setup with considering flare effect** [6924-153]
J. Kim, J. Choi, J. Kim, J. Han, Dongbu HiTek (South Korea)

6924 45 **Fitness and runtime correlation of compact model complexity** [6924-158]
A. N. Drozdov, M. L. Kempsell, Y. Granik, Mentor Graphics Corp. (USA)

POSTER SESSION: PROCESS

6924 46 **AltPSM contact hole application at DRAM 4xnm nodes with dry 193nm lithography** [6924-159]
C. Noelscher, T. Henkel, F. Jauzion-Graverolle, M. Hennig, N. Morgana, R. Schlief, Qimonda Dresden GmbH and Co. OHG (Germany); M. Moukara, R. Koehle, Qimonda AG (Germany); R. Neubauer, AMTC GmbH and Co. KG (Germany)

6924 47 **An approach for nanometer trench and hole formation** [6924-160]
Z. Wang, M. Sun, X. Peng, T. Boonstra, Seagate Technology (USA)

6924 48 **Multi-patterning overlay control** [6924-161]
C. P. Ausschnitt, IBM Microelectronics Div. (USA); P. Dasari, Nanometrics, Inc. (USA)

6924 49 **Resist bias measured in Iso-focal structure** [6924-162]
J. Li, C. Wang, A. Kazarian, Q. Yan, L. S. Melvin III, Synopsys, Inc. (USA)

6924 4A **Reflection control in hyper-NA immersion lithography** [6924-163]
Z. Zhu, Brewer Science, Inc. (USA); E. Piscani, International SEMATECH (USA); K. Edwards, B. Smith, Brewer Science, Inc. (USA)

6924 4B **Resolution enhancement techniques in 65 nm node nested-hole patterning** [6924-164]
H. Lee, J. Choi, J. Kim, J.-W. Han, DongbuHiTek(South Korea); K.-Y. Kim, International Technology Alliances, Inc. (USA)

6924 4C **32nm overlay improvement capabilities** [6924-166]
B. Eichelberger, K. Huang, K. O'Brien, D. Tien, KLA-Tencor Corp. (USA); F. Tsai, A. Minvielle, L. Singh, J. Schefske, SPANSION, Inc (USA)

6924 4E **22nm half-pitch patterning by CVD spacer self alignment double patterning (SADP)** [6924-169]
C. Bencher, Y. Chen, H. Dai, Applied Materials, Inc. (USA); W. Montgomery, L. Huli, SUNY, Albany (USA)

6924 4F **Reflectivity-induced variation in implant layer lithography** [6924-171]
T. C. Bailey, IBM Microelectronics (USA); G. McIntyre, IBM Albany Nanotech (USA); B. Zhang, R. P. Deschner, IBM Microelectronics (USA); S. Mehta, Chartered Semiconductor Corp. (USA); W. Song, H.-R. Lee, Samsung Electronics Co., Ltd. (USA); Y. Hue, Chartered Semiconductor Corp. (USA); M. Brodsky, IBM Microelectronics (USA)

6924 4G **Investigation of mechanism of pattern deformation on TiN substrate and O2 plasma effect without BARC** [6924-172]
J. Moon, Y.-J. Yun, T. Yang, K. Choi, J.-H. Kim, J. Han, Dongbu Hitek (South Korea)

6924 4H **Rigorous modeling and analysis of impact produced by microstructures in mask on wafer pattern fidelity** [6924-173]
I. Pundaleva, R. Chalykh, M. Lee, H. Kim, B. Kim, H. Cho, Samsung Electronics Co. (South Korea)

6924 4I **The flash memory battle: How low can we go?** [6924-174]
E. van Setten, O. Wismans, K. Grim, J. Finders, ASML Netherlands B.V. (Netherlands); M. Dusa, ASML TDC (USA); R. Birkner, R. Richter, T. Scherübl, Carl Zeiss SMS GmbH (Germany)

6924 4J **Measuring layer-specific depth-of-focus requirements** [6924-175]
B. Liegl, A. Gabor, C. Brodsky, IBM Systems and Technology Group (USA); J. Cotte, M. Krishnan, IBM Thomas J. Watson Research Ctr. (USA)

6924 4K **Effects of laser bandwidth on tool to tool CD matching** [6924-176]
B.-Y. Hsueh, H.-Y. Wu, L. Jang, M. Yeh, C.-C. Yang, G. K.C. Huang, C.-C. Yu, United Microelectronics Corp. (Taiwan); A. Chang, Cymer, Inc. (Taiwan)

6924 4M **Improving lithography intra wafer CD for C045 implant layers using STI thickness feed forward?** [6924-179]
J. Massin, B. Orlando, M. Gatefait, J.-D. Chapon, B. Le-Gratiet, B. Minghetti, P.-J. Goirand, STMicroelectronics (France)

6924 4N **More on practical solutions to eliminate reticle haze and extend reticle life in the production environment: specially designed RSPs, internal POD purifiers, and XCDA purged reticle stockers** [6924-180]
W. Goodwin, M. Welch, B. Laquidara, O. Kishkovich, Entegris, Inc. (USA); A. Habecker, Dynamic Micro Systems (USA)

6924 4O **Monitoring defects at wafer's edge for improved immersion lithography performance** [6924-181]
C. Robinson, J. Bright, D. Corliss, M. Guse, B. Lang, G. Mack, IBM Corp. (USA)

6924 4P **Modeling the work piece charging during e-beam lithography** [6924-182]
B. Alles, TU München (Germany); E. Cotte, Advanced Mask Technology Ctr. (Germany); B. Simeon, TU München (Germany); T. Wandel, Advanced Mask Technology Ctr. (Germany)

6924 4Q **SEM-contour based mask modeling** [6924-183]
J. Vasek, Freescale Semiconductor, Inc. (USA); E. Tejnil, I. Kusnadi, Mentor Graphics Corp. (USA); O. Lindman, O. Menadeva, R. Peltinov, Applied Materials, Inc. (Israel)

6924 4R **Integration of high-speed surface-channel charge coupled devices into an SOI CMOS process using strong phase shift lithography** [6924-184]
J. Knecht, V. Bolkhovsky, J. Sage, B. Tyrrell, B. Wheeler, C. Wynn, Massachusetts Institute of Technology (USA)

6924 4S **32 nm 1:1 line and space patterning by resist reflow process** [6924-185]
J.-M. Park, H. Jeong, I. An, H.-K. Oh, Hanyang Univ. (South Korea)

6924 4T **Optimum dose variation caused by post exposure bake temperature difference inside photoresist over different sublayers and thickness** [6924-186]
Y.-M. Kang, I. An, D. W. Kim, H.-K. Oh, Hanyang Univ. (South Korea)

6924 4V **The analysis of optical lithography at 2-dimensional dense structure** [6924-188]
C. Park, T.-S. Eom, H. Shin, K. Yang, J. Choi, J. Kim, H. Kim, D. Yim, J. Kim, Hynix Semiconductor, Inc. (South Korea)

6924 4W **Image contrast contributions to immersion lithography defect formation and process yield** [6924-189]
B. Rathsack, J. Hooge, S. Scheer, Tokyo Electron America, Inc. (USA); K. Nafus, S. Hatakeyama, H. Kouichi, J. Kitano, Tokyo Electron Kyushu, Ltd. (Japan); D. Van Den Heuval, P. Leray, E. Hendrickx, P. Foubert, R. Gronheid, IMEC (Belgium)

6924 4X **Demonstration of production readiness of an immersion lithography cell** [6924-190]
A. Beccalli, P. Canestrari, ST Microelectronics Srl (Italy); M. Goeke, M. Kanaoka, H. Kandraschow, T. Kuroda, SOKUDO Co., Ltd. (Japan); D. De Simone, P. Piacentini, M. Padovani, P. Piazza, ST Microelectronics Srl (Italy); A. Rossi, SOKUDO Co., Ltd. (Japan)

POSTER SESSION: SIMULATION

6924 4Y **High-speed microlithography aerial image simulation without four-dimensional singular-value decomposition** [6924-191]
C. C.-P. Chen, National Taiwan Univ. (Taiwan)

6924 4Z **Coupled eigenmode theory applied to thick mask modeling of TM polarized imaging** [6924-192]
G. Allen, P. Davids, Intel Corp. (USA)

6924 50 **A rigorous finite-element domain decomposition method for electromagnetic near field simulations** [6924-193]
L. Zschiedrich, S. Burger, Zuse Institute Berlin (Germany) and JCMwave GmbH (Germany); A. Schädle, Zuse Institute Berlin (Germany); F. Schmidt, Zuse Institute Berlin (Germany) and JCMwave GmbH (Germany)

6924 51 **Influence of pellicle on hyper-NA imaging** [6924-195]
K. Sato, S. Nagai, N. Shinichiro, T. Sato, M. Itoh, Toshiba Corp. (Japan)

6924 52 **Rigorous electromagnetic field simulation of two-beam interference exposures for the exploration of double patterning and double exposure scenarios** [6924-196]
A. Erdmann, P. Evanschitzky, T. Fühner, T. Schnattinger, Fraunhofer Institute of Integrated Systems and Device Technology (Germany); C.-B. Xu, C. Szmanda, Rohm and Haas Co. (USA)

6924 53 **A simulation study on the impact of lithographic process variations on CMOS device performance** [6924-197]
T. Fühner, C. Kampen, Fraunhofer Institute of Integrated Systems and Device Technology (Germany); I. Kodrasi, Jacobs Univ. (Germany); A. Burenkov, A. Erdmann, Fraunhofer Institute of Integrated Systems and Device Technology (Germany)

Author Index